StackRating

An Elo-based rating system for Stack Overflow

Home | About | Stats and Analysis | Get a Badge

Rating Stats for

user1155120

Rating
1545.02 (9,583rd)

Reputation
12,280 (11,961st)

Page: 1 2 3 ... 13

Title	Δ
How to go through multiple input combinations with a for loop in a...	0.00
Can you alias an entity?	0.00
Is it possible to define looping functions in a test bench	-1.81
Testbench is returning undefinded values in Modelsim	0.00
VHDL: Button debouncing (or not, as the case may be)	+0.47
Floating point square root in Verilog	-0.11
Reading a file in GHDL/VHDL	0.00
How to instantiate a component that takes a generic package?	0.00
VHDL : How is this statement resolved: type foo is range -(2**30) t...	0.00
Simple VHDL testbench procedure for sending serial bytes?	+1.11
How can I add a maximum value to my bidirectional 4bit counter (loo...	-0.06
VHDL Case choice is not locally static	+0.44
What is the range of a VHDL integer definition VHDL-2019?	0.00
"=" Function exists for all types, where can I explicitly...	0.00
Pointers to Pointers - should old pointer still exist?	0.00
output of 8 bits adder in simulation is xxxxxxxxx	+1.88
Disjoint ranges in VHDL	-0.05
VHDL; How do I constrain a unconstrained std_logic_vector within a...	0.00
VHLD formal port has no actual or default value, does not have a ge...	0.00
DE0 Nano LEDs consecutively on and off	0.00
Warning (10631): VHDL Process Statement warning: inferring latch(es...	0.00
Question about reading from a text with a spacing between lines	0.00
How do I add the bits of a vector and at the same time save the val...	0.00
Driving record elements through procedures from different processes...	+0.45
Why does one function end up in a symbol table and another one in t...	-0.06
VHDL parse error, unexpected INTEGER_LITERAL, expecting RETURN or I...	-0.57
Can't add std_logic to unsigned	0.00
VHDL Configuration Across Block Statements	0.00
image rom display VGA	0.00
VHDL: array of items that is can be only '0' or '1'...	-0.36
VHDL: setting a constant conditionally based on another constant...	-0.99
How can I get the index of a one-hot encoded vector without using a...	-1.15
Complex if statements are not simulatable	+0.46
vhdl equivalent for initial block in verilog	-0.05
How to write to console a custom array type	-0.07
GHDL simulator doesn't support vhdl attributes without error?	+1.00
How to set branch in case statement from a constant? ERROR: choice...	+0.44
Loop for lines and for position of lines	0.00
Reading a matrix from file	0.00
How to remove redundant processes in VHDL	+1.64
How to fix positional associations Error (10437)	0.00
Type Conversion of an Array of Integer to Signed	-2.18
Composite Files/ Component Instantiation	0.00
VHDL logic vector to record assignment	-1.83
Increment enumeration type in VHDL	+1.84
VHDL shift_right number	-2.26
VHDL 4-bit multiplier based on 4-bit adder	0.00
Comparing integer values for assignment to a std_logic_vector	0.00
VHDL FSM multi-driven net Q is connected to constant driver, other...	+0.43
Overloading function in subprogram, but I it has "already been...	-0.58