StackRating

An Elo-based rating system for Stack Overflow

Home | About | Stats and Analysis | Get a Badge

Rating Stats for

user1155120

Rating
1545.02 (9,583rd)

Reputation
12,280 (11,961st)

Page: 1 2 3 4 5 ... 13

Title	Δ
VHDL Code Error: "Error (10818): Can't infer register for...	0.00
VHDL multiplexer testbench error	0.00
Can't assign value to integer signal in VHDL	0.00
Delta Cycles and Waveforms	+0.45
Error in to_integer	+0.43
How to easily group and drive signals in VHDL testbench	0.00
VHDL (Xilinx toolchain) I'm being scuppered by "array trim...	-0.26
need to count constants names in vhdl	-0.54
Output stays the same value	0.00
Having trouble with a VHDL output for a 4 bit shift register	0.00
VHDL: Concise formulation of conditional signal assignment	0.00
Lexing The VHDL ' (tick) Token	0.00
How do I bind different component instantations (in testbench) to d...	0.00
how to read image file and convert it to bits in vhdl	+0.44
VHDL : error in converting std_logic_vector to integer	+0.25
Structural description of LUT5 component based on LUT4 component	0.00
Implementing a counter in VHDL	+1.17
No Output From Entity in ModelSim Simulator - VHDL	0.00
How do I test if a data is integer ? (vhdl)	0.00
Vhdl process statements not getting updated for change in clock(sen...	0.00
VHDL read inout port corrupts output signal	0.00
How to write a record to memory and get it back in VHDL?	+0.45
How do processes exactly work in parallel in vhdl? and what can mak...	0.00
C - crypt() - Code takes longer to execute with 5 loops or more tha...	-0.55
How to deallocate an acces type variable before returning value at...	-0.86
How to deallocate an acces type variable before returning value at...	+1.19
VHDL arrays - How do i declare an array of unknown size and use it	+0.44
How to Eliminate whitespaces while Reading a file in VHDL	0.00
How to convert integer to string with leading zeros in vhdl?	+1.19
multipile 8bit registers connected to the same output (VHDL)	0.00
De-bounced button press resulting in successive state transitions	0.00
How to get back filename string from file variable in VHDL?	0.00
Signal value won't be initialized during simulation	0.00
bubble sort in vhdl	0.00
Difference between assigning signal inside process vs assigning act...	-0.52
VHDL signed data in std_logic_vector to unsigned data	-0.05
ISim not running complete simulation time [VHDL - Xilinx ISE]	-0.04
VHDL: Assigning one std_logic_vector to another makes '1' t...	+0.46
VHDL uart which send 16 chars string	0.00
Vivado synthesis: complex assignment not supported	+2.24
VHDL - Non-regular clock pattern generation	+0.46
VHDL Warning: (vcom-1263) Configuration specification "all : b...	0.00
Bitshifting and Rotating in vhdl	0.00
Initialize array of integer	+1.93
How can i fill and display a matrix ? [VHDL]	0.00
VHDL Signal Output[3] in unit filter(4) is connected to following m...	0.00
VHDL indexed name issue	0.00
Positional association cannot follow named association	0.00
VHDL simulation does not display a waveform	0.00
Combining `others` expression with `signed` cast	+1.99