StackRating

An Elo-based rating system for Stack Overflow

Home | About | Stats and Analysis | Get a Badge

Rating Stats for

user1155120

Rating
1545.02 (9,583rd)

Reputation
12,280 (11,961st)

Page: 1 2 3 4 5 6 7 ... 13

Title	Δ
3-bit finite state machine in VHDL	0.00
Realizing Top Level Entity in Testbench using VHDL	0.00
Need advice for my vhdl code	0.00
Errors with VHDL Script Syntax	+0.47
VHDL input is not a globally static	0.00
Determine Lengths of Columns in Matrix	0.00
Component Instantiation vs Entity Instantiation in VHDL	-0.54
Input assignment in testbench and output values (ghdl and gtkwave)	+0.48
Line 141. parse error, unexpected IDENTIFIER	-0.50
Make an up down counter using structural design	0.00
Counter 4bit with synchronous load and enable and asynchronous reset.	-0.03
VHDL : process and counter does not work	0.00
Error : Library "IEEE" does not contain primary unit &quo...	+1.23
VHDL if/else un-findable syntax error	0.00
'sra' not working in VHDL	+0.46
"GENERIC constants" in VHDL	-1.91
Pushing multiple Statements through a single channel of a Mux \| if...	+1.71
Modelsim Altera VHDL MEMORY ROM	0.00
Designing FSM's in VHDL using debounce with port map	0.00
compiling fphdl in Altera Quartus Prime	-1.72
In VHDL, how do I detect if a binary input is divisible by 3 or 4?	+0.51
How would I create a function to convert from an integer to std_log...	+0.47
32-bit comparator waveform issue (VHDL)	0.00
Why my VHDL code for generating a VGA signal doesn't work	+0.53
VHDL - custom shifter - concatenation input (in defined range) and...	0.00
VHDL dynamic range selection synthesizable code	+0.03
VHDL sequential conditional signal assignment statement error	0.00
How to connect an input port to an output port in one module throug...	0.00
How to stop a simulation by timeout?	-0.18
State machine in VHDL - unknow (unrecognized) output value	0.00
VHDL VGA interface	0.00
Read file line of unknown size as string in VHDL	0.00
ModelSim does not compile overloaded functions and undefined range...	0.00
Getting "No such design unit" from Vivado	+0.53
VHDL concatenation of two ARRAYS types std_logic	0.00
VHDL how to have multiple conditions in if statement	0.00
Why won't VHDL left shifter work?	0.00
VHDL - updating an integer value for error check	+0.40
VHDL 'range => '0' command	-1.05
VHDL Generic delay - test bench and config	+0.46
Custom Type as VHDL 2008 Generic	0.00
How to increment std_logic_vector within an array type using index?...	+1.40
VHDL shift operators	+0.47
Multiple VHDL component instantiation	-0.54
Unused bits in addition/subtraction of long vectors	0.00
VHDL PS/2 interface	-0.03
Width mismatch: Variable in vector range for signal assignment. why...	0.00
How could I connect a circuit to a FPGA with FPGIO?	0.00
my assert report statement written in the vhdl testbench is not sho...	-1.26
VHDL - Carry Look Ahead Adder isn't adding odd and even numbers	-0.04