StackRating

An Elo-based rating system for Stack Overflow

Home | About | Stats and Analysis | Get a Badge

Rating Stats for

user1155120

Rating
1545.02 (9,583rd)

Reputation
12,280 (11,961st)

Page: 1 ... 5 6 7 8 9 ... 13

Title	Δ
Why is there a space between the write statements in VHDL	0.00
Is there anyway to read through a file multiple times in vhdl using...	+0.48
VHDL: slice a various part of an array	0.00
compiling in vhdl this lighting traffic error in the end of the pro...	0.00
SPARTAN SP601: Why are there two pins associated with one clock?	0.00
Syntax Error in second Process of VHDL Code	0.00
VHDL MUX Test Bench Issue	0.00
Mathematical operations within function argument	0.00
Xilinx / ISim seem claims value to be X but it has been declared	+0.43
can't determine definition of operator ""-""	0.00
VHDL textio, reading image from file	+0.51
VHDL: Why is 'length not defined for enums?	-0.31
Passing the (initial) value of a shared variable to a generic durin...	+0.46
VHDL using two components from a second file	0.00
How can I merge several Xilinx NGC netlists to an new netlist	0.00
VHDL: Internal signal in component not triggered	0.00
VHDL simulation stuck in for loop	0.00
Reset output after run	-0.29
using a VHDL generate statement in a function	+0.39
Can I access a constant inside a instanciated entity from outside?	+0.37
VHDL Assert - actions other than report	-0.27
Query on VHDL generics in packages	+0.55
VHDL downto incorrect MSB	-2.24
VHDL : False Results in 4-Bit Adder and Subtractor	+0.48
Arithematic operation of Fixed point with Std_logic_vector in VHDL	-1.83
VHDL BCD Adder code - ERROR:HDLCompiler:69 - <unsigned> is no...	0.00
VHDL Clock Test Bench	-0.02
why this program goes to infine loop, im trying to do an ring counter	0.00
using sin and cos through the lookup table in VHDL	-0.03
Why do I get no output at my VHDL multiplier?	0.00
TDF file conversion to VHDL	0.00
What's the practical difference between a bit and a bit vector...	0.00
VHDL My timer don't work	+0.03
Loading text file im modelsim-VHDL	0.00
Gated clock warning	+0.03
Signals in the VHDL testbench waveform are uninitialised	+0.30
Accessing a signal in both structural and behavioural architecture	0.00
generic adder "inference architecture": simulation error	0.00
signal local to process scope	+0.47
How to pass STD_LOGIC signals to entity with STD_LOGIC_VECTOR signa...	+0.30
Convolution of signals using VHDL	0.00
How to solve a 'protected_enter(2)' error in GHDL	0.00
How to concatenate strings with integer in report statement?	0.00
How to define generic value at compile time using Modelsim?	0.00
my program is to generate a code for calculating 4 point fft	0.00
how to connect output signal of one module to input signal of other...	-1.90
Why are ports redefined when using components?	-1.06
VHDL if statements in process driving multiple outputs per if state...	-0.49
ModelSIM : debugging SIGNALs in VHDL	0.00
Vhdl-Code testbench why are there no ports declared	-0.49