StackRating

An Elo-based rating system for Stack Overflow

Home | About | Stats and Analysis | Get a Badge

Rating Stats for

user1155120

Rating
1545.02 (9,583rd)

Reputation
12,280 (11,961st)

Page: 1 ... 4 5 6 7 8 ... 13

Title	Δ
Process or not to Process?	-0.49
Conversion of 8-bit binary number to decimal number for 7 segment d...	+0.45
VHDL on mac, basics	+0.38
Unwanted one clock delay vhdl	0.00
VHDL 8-bit multiplier, 3-bit input and 4-bit input, how to compensa...	-1.76
VHDL illegal use of a signal declaraction	0.00
how to evaluate the index of a loop in vhdl	0.00
VHDL Error (10818): Can't infer register	0.00
What is the recommended way for carrying VHDL code around?	+0.44
type of identifier does not agree with its usage	0.00
it does not hold its value outside the clock edge	+0.24
ALU implementation w/ ADDER	+0.44
VHDL asynch ripple counter glitch	+0.47
Detecting the position of the 1 bit value in the less significative...	0.00
Can I define a for..generate that doesn't generate anything for...	0.00
VHDL Same name declaration	0.00
VHDL extend string literal to std_logic_vector	-0.03
Using matrix in VHDL	+0.47
vhdl code for keypad interfacing	+0.01
structural adder (2 kinds) with numeric_std	0.00
VHDL port mapping bug, exits don't work properly	0.00
Errors in VHDL Xilinx ISE Project Navigator	0.00
Illegal sequential statement error	-0.03
VHDL 4-bit AdderSubtractor error - expecting ";"	-0.53
Operations with user-defined physical types in VHDL	0.00
Aggregate assignment in VHDL using smaller aggregates	0.00
VHDL found '0' definition of operator "="	-0.37
What to_unsigned does?	-0.50
VHDL, Select Signal, Concatenating	0.00
How to set VHDL vector size based on the log of a constant	-0.44
Signal Enabling Audio Output on Nexys 4	-0.03
VHDL incrementer "add one"	+2.41
Hex to 7 Segment Encoder Syntax Errors with When Statments	-0.53
VHDL Counter Error (vcom-1576)	0.00
edge detection of signal in vhdl	+0.47
Syntax reference for change_detected<= (temp(2) ='0') an...	+0.48
= can not have such operands in this context	0.00
Understanding types and subtypes vs. signals	+0.01
Error 10430: Quarus generates another VHDL-File..!	0.00
how many processes can be there in behavioural of vhdl?	0.00
unexpected TOKBEGIN, expecting AFFECT or SEMICOLON	0.00
Vhdl code simulation	-0.50
Decade Digit of Cascading Counter increments too late	0.00
VHDL Add specific elements from a column of a 2d array	+1.74
Recursive 'type' declaration in VHDL	+0.49
N-bit Adder/Subtractor VHDL	0.00
How to know if a std_logic has changed its value?	0.00
vhdl input not used	0.00
Port Map-ing to ground in VHDL	0.00
Bundle statements in VHDL	+2.02