StackRating

An Elo-based rating system for Stack Overflow

Home | About | Stats and Analysis | Get a Badge

Rating Stats for

user1155120

Rating
1545.02 (9,583rd)

Reputation
12,280 (11,961st)

Page: 1 2 3 4 5 6 ... 13

Title	Δ
How to find square root number in VHDL?	+0.33
Assign values to an array partially in VHDL?	-0.44
VHDL RS232 Receiver not working correctly with Xilinx ISE	0.00
generate signal assignmen in vhdl	0.00
Cannot find architecture name in nested configuration	0.00
Unsigned VHDL conversion not working	0.00
VHDL permissive conversion from unsigned to std_logic_vector in con...	0.00
How do I implement the DES initial permuation algorithm	0.00
Quartus II : simple counter but weird behaviour	0.00
Use a type before it's declared in VHDL (2008)	+2.32
How to choose one of top architectures in VHDL (from one file)?	0.00
16bit to bcd conversion	+1.06
VHDL: 1 cycle delay at pop in an stack machine and not reflecting t...	0.00
DES encryption function give me a cipher text that is wrong	0.00
Port mapping sub elements of array in specific order in VHDL?	0.00
Intialize dynamic VHDL array	-1.61
CRC16 with VHDL (multiple input bytes)	0.00
Read, then write RAM VHDL	0.00
VHDL - XULA, finite state machine	0.00
Reading a specific line from a *.txt file in VHDL	0.00
Description of the relationship betwen the ieee and floatfixlib vhd...	0.00
I am unable to find error in my simulation file of VHDL	0.00
Not able to write the output of testbench to file	0.00
Why is there an apostrophe before a parenthesis in this VHDL functi...	0.00
std_logic_vector to integer conversion vhdl	+1.11
VHDL state machine is skipping states	-0.02
Using "For-Loop" for addressing method in generic VHDL code	-0.03
ignore returned value procedure/function VHDL	0.00
VHDL assignment to an array type	0.00
how to remove the latch in vhdl and purpose of RTL_ROM?	0.00
Integer to unsigned conversion going wrong VHDL quartus	0.00
Concurrent Statement on a case VHDL	0.00
in vhdl case statements,how to deal with 4 value logic?	-1.70
VHDL Logical Simulation Error on add and shift Multiplier	-0.03
8 bits Array Multiplier VHDL (output wrong)	-0.34
Signal x cannot be synthesized, bad synchrononous description	-1.71
VHDL write to file does nothing	+0.46
cyclic shift using d flip flop vhdl	0.00
Structural design of Shift Register in VHDL	0.00
Shift Right Register-ParallelLoad	0.00
Histogram Equalization In VHDL	0.00
Please help me with the syntax errors in the following vhdl code th...	-0.05
VHDL - How to efficiently convert integer to ascii or 8-bit slv	-0.07
Index constraint violation in vhdl	-1.65
errors in VHDL code using fpga advantage	0.00
How to determine if all for loops have ended, VHDL, Quartus-II	+2.38
Tic-tac-toe in VHDL	0.00
need your help for the following vhdl code in Xilinx tool	+0.48
Constructing a 20kbit bit_vector data from 16bit unsigned_vector	0.00
4-Bit Johnson Counter in VHDL	0.00