StackRating

An Elo-based rating system for Stack Overflow

Home | About | Stats and Analysis | Get a Badge

Rating Stats for

user1155120

Rating
1545.02 (9,583rd)

Reputation
12,280 (11,961st)

Page: 1 ... 6 7 8 9 10 ... 13

Title	Δ
What's wrong with this simple VHDL for loop?	+0.48
Why in VHDL for-loop is not working?	-0.53
Adding Unsigned signals	+0.47
Generated random number VHDL	+0.02
8 bit adder subtractor gives a syntax error	0.00
Hello,I am new to VHDL programming please help me out with these er...	0.00
VHDL simple code doesn't work	0.00
If statement using vhdl-counter	0.00
Explanation of several TX and RX data pins in VHDL	0.00
running a 3 to 7 Decoder using a counter	0.00
Apply same operation to every byte in array	0.00
VHDL Type of xxx is incompatible with type of xxx	+0.44
Basics about process statement in VHDL	+0.47
VHDL-Switches Proper Code	0.00
Output is always zeros (quotient and remainder) in divider code VHDL	+0.47
VHDL: How to declare a variable width generic	-0.48
wait must contain condition clause with until keyword	0.00
VHDL: Why is output delayed so much?	+2.29
Connect carry out to carry in for adder/subtractor in structural VHDL	0.00
how to perform bitwise permutation in java	0.00
signed to std_logic_vector, slice results	+0.48
VHDL: Concatenating 2 vectors - What is the resulting vector direct...	+0.30
2's compliment input and using vhdl library for signed input	-0.48
VHDL Up/Down Counter	0.00
how to avoid delay in the output of simple process statement in VHDL	-0.49
Modelsim/Questasim: Unknown entity <entity_name>. Use expande...	0.00
Sorting network in VHDL	-0.03
Coding a Fuller Adder based on Wikipedia Theory	0.00
VHDL, problems in using two variables to count	+0.48
VHDL Signal Assignment Confusion	+0.30
VHDL Parametric case	-0.26
VHDL - iSIM output uninitialised, doesn't change states	+0.48
Implement equation in VHDL	+1.13
fatal error in vhdl simulation	0.00
VHDL Finite State Machine - Is the reset really necessary?	-0.51
Compare std_logic_vector to a constant using std_logic_vector packa...	-0.09
VHDL How to convert std_logic_vector (one variable of Nbits) to std...	-0.02
VHDL - ModelSim testbench simulation freezes when sending "run...	-0.03
why is there an error in end process and end architecture?	0.00
C code for Sbox in DES algorithm	0.00
Can Vivado handle user defined physical types?	0.00
Need help VHDL in Xilinx	+2.48
VHDL Traffic Light Controller	0.00
How to disable parsing for a piece of text in a file?	+2.25
vhd xlinix something is wrong same values it must be with muxes	-0.47
HDLParsers:800 Type of "**" is incompatible with type of...	+0.48
Need help converting verilog to vhdl	+0.44
Mealy machine 1011 detector in VHDL	+0.47
Has Vivado unlearned to do type inference?	0.00
Cannot understand the errors in my code	-0.26