StackRating

An Elo-based rating system for Stack Overflow
Home   |   About   |   Stats and Analysis   |   Get a Badge
Rating Stats for

user1155120

Rating
1545.02 (9,583rd) 		Reputation
12,280 (11,961st)
Page: 1 ... 7 8 9 10 11 12 13
Title Δ
VHDL generating control signals as flip-flops 0.00
Is N-1 the largest term which could be used for Generic in VHDL +0.22
Cannot drive signal to '1' or '0' 0.00
VHDL syntax issue -0.02
Testbench for T Flip Flop using D Flip Flop in VHDL +0.49
Why the INOUT doesn't work? 0.00
Xilinx syntax ERROR:HDLCompiler:806 0.00
VHDL code runs but timing diagram shows nothing 0.00
vhdl manual clock hour set 0.00
Incrementing a seven segment display in a state machine for de1 board 0.00
digital circuit scheme to vhdl ring counter multiplexer 0.00
Registers created for output ports in FSM, why? -1.61
Design does not fit ispLEVER -0.02
Trying to use a buffer in VHDL - not working +0.40
No feasible entries for infix operator "=" [VHDL] +0.44
How to fix clock hold in this code? -0.50
I've this error :Error (10344): VHDL expression error at REG2.v... +0.03
result of operator = is not static 0.00
Does Quartus II support line.all? 0.00
VHDL Error Code 10500 0.00
convert hex number to std_logic_vector 0.00
Missing EOF at function +0.47
VHDL Error for beginner-ish 0.00
for-generate inside process vhdl +0.48
VHDL: issues with adding and subtracting -1.62
VHDL VGA sync circuit +0.43
DES Encryption is not working C# +0.46
VHDL - Comparing present and past inputs -0.51
How to implement a Left Shifter using Right Shifter? +0.33
VHDL structural architecture and clk'event 0.00
vhdl 4 bit vedic multiplier 0.00
found '0' definitions of operator "+" in VHDL 0.00
State_Machine VHDL Code, can you please check why it doesn't wo... 0.00
VHDL: How to assign value to an input? -1.65
ERROR:HDLCompiler:806 - Line 35: Syntax error near "function&q... -0.02
VHDL code for register, to use in a binary multiplication circuit 0.00
VGA controller with VHDL +0.43
Shifting a logic vector to a bit 0.00
"Forcing unknown" values on output in tests 0.00
how to get reverse(not complement or inverse) of a binary number +0.48
Text output file not instantiated +0.34
Are parentheses really necessary in expressions with unary logical... 0.00
For the following VHDL Code 0.00
FPGA spartan 3 - X mod 3 inside combinatorial process without clock 0.00
What is the correct syntax for an alias to a character literal in a... 0.00
Why is GHDL and/or VHDL-2002 so restrictive on ranges in loops? 0.00
How to get number of elements in enumerated type 0.00
VHDL. Why doesn't my "rdy" value change to 1? Still c... 0.00
Syntax errors in VHDL - in case statements +0.48
VHDL: CLA subtractor Module cascade -0.78