StackRating

An Elo-based rating system for Stack Overflow

Home | About | Stats and Analysis | Get a Badge

Rating Stats for

user1155120

Rating
1545.02 (9,583rd)

Reputation
12,280 (11,961st)

Page: 1 ... 9 10 11 12 13

Title	Δ
4bit ALU VHDL code	-0.10
How do I flip the bits in a vector in VHDL	0.00
Port Mapping memory components not working	-0.52
VHDL directly comparing vectors	+0.48
Convert 8bit binary number to BCD in VHDL	+0.32
IF syntax error in simple VHDL code	-1.67
delayed attribute in VHDL	0.00
convert float to integer	+1.67
Implementation of a MIPS processor in VHDL	+0.01
Can I use port mapping in behavioral method and is using process co...	+0.01
A simple VHDL circuit won't display initial value	+0.41
VHDL nested case statement for some case options	+0.10
Cannot resolve slice name as type std.standard.integer	0.00
Function Syntax not compiling - VHDL	-0.01
counting clock rising edges then produce a specific signal with FSM...	0.00
DFF Testbench confusing	-0.02
Creating a generic multiplexer	+0.91
std_logic_signed is used but not declared	0.00
VHDL: Using an unsigned Case selector	+0.00
process statement in vhdl	0.00
Trouble running decimal numbers on 7 segment	-0.01
Std logic vector in VHDL compare with zero and other vector	0.00
VHDL testbench for Modelsim (Altera)	-0.02
Unexpected delays with register VHDL	-1.68
Mismatch in number of elements assigned in conditional signal assig...	0.00
Signal led cannot be synthesized, bad synchronous description?	-0.09
Why this Modelsim error? "Ambiguous types in signal assignment...	0.00
Adding Library to VHDL Project	-0.02
how to use 8 bits from 32 bit array of unsigned/signed bits	-0.01
Synchronous Counter Issue	+0.31
State machine; why only last state is working?	-0.52
VHDL architecture with processes	+1.88
Assign signal in two processes in VHDL	+2.34
how to split 16 bit data into 2 8-bit data. VHDl	-0.74
"This port will be preserved and left unconnected if it belong...	-0.07
VHDL- Type mismatch error, how to resolve this	0.00
How to add the value of an std_logic_vector to an index in VHDL?	0.00
VHDL beginner - what's going wrong wrt to timing in this circuit?	-0.02
Is there any library or code for DES which take 7 byte key?	-0.73
VHDL Clock divider	+0.34
Is it normal for this combinational code to generate latches?	0.00
VHDL - Three layers of processes but no output from a logic unit in...	0.00
VHDL shift or rotate: difference between concatenation and builtin...	0.00
VHDL Array element in if-statement	-0.47
Symmetric Cipher HDL	+0.50
VHDL state transitions based on if statements - works on board but...	-0.01
vhdl comparing vector output	+0.49
VHDL: Is there a convenient way to assign ascii values to std_logic...	-2.02
casting a integer variable to float	-0.11
Record with array of records in sensitivity list not working properly	0.00