StackRating

An Elo-based rating system for Stack Overflow

Home | About | Stats and Analysis | Get a Badge

Rating Stats for

dwikle

Rating
1551.36 (7,531st)

Reputation
5,542 (29,658th)

Page: 1 2 3

Title	Δ
How to prove a task in verilog?	0.00
Why this verilog assignment is wrong?	+2.18
Setting Probes for SimVision in Verilog Code	-0.19
Does $stable in SystemVerilog Operate on Buses?	0.00
Data shifting in verilog	0.00
Verilog: Why can I not invert a wire?	0.00
Comparing Packed and Unpacked arrays in Verilog	0.00
How to fix indentation in Systemverilog source	+1.75
What is the list file (*.f) for verilog?	-0.07
Verilog: Concatenation with unsized literal, but why?	+1.77
Setting multiple values in a vector to a single value	+0.50
Convert unsigned int to Time in System-verilog	-0.60
Printing packed structs in System Verilog	+0.50
How to convert 4 digit hexadecimal number to bcd in verilog testbench	+0.44
How to code scoreboard for out-of-order transactions between golden...	0.00
are fork.. join statements allowed in functions in system verilog?	+3.58
Cannot include define file in verilog	0.00
"fork disable" disables other fork although its wrapped i...	-0.49
Is the ++ operator in System Verilog blocking or non-blocking?	0.00
Getting a simple syntax error when using a gate primitive?	0.00
SystemVerilog: registering UVM test with the factory	0.00
Rising edge detection sysverilog	0.00
Can I derive a register name (available in regmodel) from string	0.00
Mercurial-like named branches experience in Perforce	-0.63
Does ModelSim support program blocks?	-4.45
Does SystemVerilog support downcasting?	+4.04
realtime communicate with Verilog simulation	0.00
how could I generate 2 clocks in testbench with systemverilog	+1.73
What to use to compile and simulate Verilog programs on Mac OS X 10...	0.00
verilog testbench compare cause errors	-0.41
Unix command to create directory and go into it	-3.51
What is it called the threads on the FPGA (Xilinx Virtex 5/7), and...	0.00
Object reference count in System Verilog	+3.49
what is this error "invalid module item" in verlog?	0.00
do system verilog parameters reduce simulation speed	+3.57
indent/pretty-printing utility for System Verilog	0.00
first(), next() methods in associative array in systemverilog	+3.39
What is `+:` and `-:`?	0.00
' << ' operator in verilog	-3.75
Perforce - Recover deleted file	0.00
What's the best way to create a mask knowing the number of bits?	-4.56
Automatic flag for compiler directive based on synthesis/simulation...	-0.40
How to copy the p4 changes in workspace to another?	0.00
SystemVerilog error with queue insert w/ another queue as argument	0.00
Present State of Random Number Generator in System Verilog	0.00
Is there a function equivalent for $sformat?	+3.50
Identifying the files to which the following display statements wil...	0.00
How do I get the Verilog language standard?	+3.59
How do I restrict a Perforce sync operation to only those files in...	-0.40
How do I find the last time a particular file was updated in perfor...	0.00