StackRating

An Elo-based rating system for Stack Overflow
Home   |   About   |   Stats and Analysis   |   Get a Badge
Rating Stats for

Ari

Rating
1518.47 (35,131st) 		Reputation
3,765 (44,605th)
Page: 1 2 3 4
Title Δ
verilog representation of a flops +0.12
verilog : Instantiation of modules in generate block with variable... 0.00
Case statement returning incorrect value 0.00
Why using zero timing (#0)in verilog is not good practice? 0.00
Generate frequency on FPGA 0.00
Pipelining in a polynomial 0.00
Is it possible to design a latch based FIFO instead of FF? +4.01
Verilog: Input Signal as Parameter +2.03
Displaying numbers in 7 Seg Decoder using Verilog 0.00
Using switches to change frequency of square wave in Verilog +0.90
How do I simplify my code into just one module? 0.00
Sinus in verilog 0.00
Verilog/VHDL - How to avoid resetting data registers within a singl... -3.94
Why do programmers put spaces inside braces? +3.69
How to find (grep) text for files in a perforce changelist? 0.00
Verilog circular registers, how do they work? +0.02
Verilog case statement -3.72
Event scheduling in Verilog +4.53
Unexpected delay in Verilog adder +0.72
verilog testbench comparison 0.00
Copy a chart from one sheet to another using the target sheet data... 0.00
better way of coding a D flip-flop 0.00
ASCII to Integer conversion in Verilog 0.00
verilog mux on clock edge +0.02
Verilog Always block at time = 0 -4.00
How to determine if a webserver is running Linux or Windows? 0.00