StackRating

An Elo-based rating system for Stack Overflow
Home   |   About   |   Stats and Analysis   |   Get a Badge
Rating Stats for

Greg

Rating
1564.37 (4,856th) 		Reputation
13,439 (10,732nd)
Page: 1 ... 10 11 12
Title Δ
Serial Testbenching and assertions with System-Verilog +0.02
Generate block is not assigning any values to wire 0.00
Coverage Analysis in Verilog - 0&&0? 0.00
Simple Verilog example for a LED Switch? +4.14
Verilog always block statement -1.86
Very confusing error with no cause mentioned +4.40
Reconstructing variable sized packets in verilog 0.00
Specifics about Calculating Delays in Verilog and Timing -1.81
Verilog instantiation error 0.00
[verilog]Activating LED with Pmod_KYPD combination 0.00
What does a single quote (') mean in SystemVerilog? 0.00
What is the difference between Verilog ! and ~? -4.01
Reading/Writing only part of a 8-bit register VERILOG +0.06
Makefile confusion with fortran and c -3.15
Generate Block Compile Time If-Else Parameterized -0.09
easiest way to connect unpacked array on module interface in system... 0.00
Systemverilog: scope of text substitution macro 0.00
Shifting 2D array Verilog 0.00
vcs warnings that indicate if generate blocks have a name 0.00
Verilog code to calculate number of rows and columns from an input... 0.00
Generate If Statements in Verilog -4.11
Importing C functions in System Verilog with file-type Argument -3.78
Is it ok to force value on an input port in Systemverilog? +3.91
how to derive local clocks from global clocks in system verilog 0.00
Verilog: connect modules port without instantiating a new wire +0.40
SystemVerilog: Passing interfaces to functions/tasks (for synthesis!) 0.00
Verilog dataflow delay model 0.00
regarding error "Range must be bounded by constant expressions... 0.00
How can I build a chain of modules? 0.00
My stack (LIFO) memory overflows and prevents any further reading o... 0.00
macros defined in verilog file but error shows undifined macros in... +4.00
Verilog simulation gives x as output +4.47
Splitting a bit array in Verilog -4.14
Verilog generate/genvar in an always block 0.00
Verilog compilation error: unexpected '[', expecting "IDENTIFI... 0.00
log value in verilog 0.00