StackRating

An Elo-based rating system for Stack Overflow

Home | About | Stats and Analysis | Get a Badge

Rating Stats for

Greg

Rating
1564.37 (4,856th)

Reputation
13,439 (10,732nd)

Page: 1 ... 8 9 10 11 12

Title	Δ
Problems with wires declared inside verilog generate blocks	0.00
display a random generated number on 7 segment	0.00
Shift Register Design using Structural Verilog	+0.13
SVA:Clock gating during SV assertion	+0.45
"Identifier not declared" in Verilog. Anyone know why I'm...	0.00
Why I get a syntax error when using typedef in verilog?	+0.45
Handing reset in SystemVerilog assertions	-0.54
Triangle waveform verilog	-0.57
Why does this constraint behave differently on different simulators?	+0.41
In verilog how to use variable 'i' of the "for loop"	0.00
how to write assertion for asynchronous reset behavior	0.00
How to print the whole queue/array with UVM utility functions?	0.00
system verilog bind used together with interface	0.00
Verilog case statement	+0.12
UVM Monitor behaves differently based on sequence of two statements	0.00
verilog event control utilizing iff qualifier	0.00
Connecting hierarchical modules: struct vs interface in SystemVerilog	0.00
Event scheduling in Verilog	-0.57
Best way to define a constant in function/task scope	0.00
Reduce array to sum of elements	0.00
Using parameters to create constant in verilog	-2.22
Rotate left verilog case	-1.04
I want to kill a forever task which has been called by an object wh...	0.00
How do I compare two signals whose edges are almost in the same pla...	+0.45
verilog generate for if/else	0.00
warnings while running code in xilinx	-0.55
Can I use bind inside generate block	0.00
BCD and 7segment decoder show strange result	0.00
Can SystemVerilog enums be null?	+0.41
Eliminating unused bits: creating synthesisable multidimensional ar...	0.00
How can I iteratively create buses of parameterized size to connect...	0.00
Does SystemVerilog support downcasting?	-0.50
Verilog design - input is "unused" warning	0.00
how to get array of values as plusargs in systemverilog?	+0.11
Verilog Placement Constraints with Generate Statements	+0.43
systemverilog constraint dist using weights array	0.00
verilog code for 16 bit multiplier	0.00
How can i make my verilog shifter more general?	+3.64
FPGA interface protocol	-3.44
Verilog - generate weighted random numbers	+3.55
Module produces correct output alone but not when instantiated	0.00
how to use verilog PLI communicate with c by ncverilog compiler	0.00
Initializing a shift register	0.00
SystemVerilog parameters for an or function	0.00
Behavioral verilog bcd up down counter with enable and reset	0.00
Strategy to share signals between predefined UVCs	-0.54
How can I use foreach and fork together to do something in parallel?	+3.54
verilog 16b barrel circular shift why it doesn't work?	0.00
Connecting modules using conditional (?:) assign statements	0.00
Verilog always block triggers misbehaving	0.00