StackRating

An Elo-based rating system for Stack Overflow
Home   |   About   |   Stats and Analysis   |   Get a Badge
Rating Stats for

Greg

Rating
1564.37 (4,856th) 		Reputation
13,439 (10,732nd)
Page: 1 ... 6 7 8 9 10 11 12
Title Δ
The delay gives error in my verilog code 0.00
Verilog Return X for Every Test Case In Generate Syntax for Barrel... 0.00
SystemVerilog: How to connect C function using DPI call in VCS simu... -0.08
ModelSim Register is illegal error 0.00
Verilog(modelsim) language error when compiling 0.00
Generate Conditional Assignment Statements in Verilog -0.08
Verilog Timing Control(synchronization between modules) -0.07
Compilation errors in Verilog +1.77
why all the variables are 'x' during the simulation 0.00
Verilog code - compiles fine, but simulation does not run 0.00
Is there a way to sum multi-dimensional arrays in verilog? -0.08
Verilog code does not print desired output +0.43
Instantiating in Verilog 0.00
Perl expression to match multi-line 0.00
@posedge clk not working 0.00
Re-configurable Memory Instance in verilog with DATA-IN and DATA-OU... 0.00
Error count for two different patterns in verilog +0.19
2 Bit Counter using JK Flip Flop in Verilog -0.23
Get system time in VCS -0.36
Using a generate with for loop in verilog -0.06
Rewrite code using generate statement (Verilog HDL) 0.00
Verilog D flip-flop UP counter 0.00
Non Blocking assignments in Verilog 0.00
Understanding system verilog Function return values +0.41
Which way is better writing a register path in Verilog 0.00
Increment and Decrement using verilog codes in quartus 0.00
Synthesis error on a CASE statement in Verilog +0.44
How to use clock gating in RTL? 0.00
Blocking and Non-Blocking Assignments Verilog 0.00
Illegal to access non-static method questaSim -0.06
Can parameters from a parametrized class be used in external functi... 0.00
Verilog blocking/nonblocking assignment in clk generator with self... 0.00
Verilog: Common bus implementation issue 0.00
How to update the header on the fly -0.07
verilog always empty sensitivity list +0.13
Unexpected behaviour of posedge event in case of x-transition +2.15
multiplying two 32-bit operand in verilog 0.00
Verilog code runs in simulation as i predicted but does not in FPGA 0.00
Identifier must be declared with a port mode: busy. (Verilog) +0.21
Why does the following Verilog absolute function fail? +0.45
Constraining an entire object in SystemVerilog +0.01
How to return packed array to localparam in Verilog 0.00
Is it possible to use Verilog generate statement to manipulate sign... 0.00
How do you define backdoor access for fields which span two registe... -0.04
Input matrix in verilog -0.16
Synthesis Limit..what is this ..? 0.00
verilog / systemverilog -- What is the behavior of blocking stateme... -0.06
Verilog HDL: Using For Loop 0.00
Verilog multiple simultaneous independant signal assignments in tes... -0.53
Verilog: Why the "maxcount" cannot keep its max value but... 0.00