StackRating

An Elo-based rating system for Stack Overflow

Home | About | Stats and Analysis | Get a Badge

Rating Stats for

Greg

Rating
1564.37 (4,856th)

Reputation
13,439 (10,732nd)

Page: 1 ... 4 5 6 7 8 ... 12

Title	Δ
unpacking a vector into an array in verilog using for loops	0.00
Pass a slice of 1D array of 2D array through module in systemverilog	+2.02
How to initialize parameterized array parameter using loop/generate...	0.00
How can I fix the warning " HDLCompiler: 1007 - Element index...	0.00
Right arithmetic shift does not work properly	0.00
Parameterized array of Interface System Verilog	0.00
disable statement not killing other block in the fork statement	+0.43
Passing Array of Parameters through Module in System Verilog	-1.28
Verilog generate statement with always@(*) block	0.00
How to do Intersections in SystemVerilog?	0.00
Error loading design ModelSim 10.1	0.00
Verilog : Muliplication of Integer and parameter and for loop	0.00
Form orthongonal group of busses from existing bus (instead of buss...	0.00
Creating pulses of different width	-0.09
Rewrite long xor statement	+1.78
Conditional increment in generate block	+2.04
Verilog module output reg driving output reg?	0.00
Unarray shift operator in SystemVerilog Verilog?	0.00
round robin arbiter	0.00
Systemverilog - multiple process trigerring same event	+1.25
SystemVerilog name alias	-1.97
Error "procedural assignment to a non-register result is not p...	+0.45
Converting from VHDL to Verilog, specific cases	0.00
Multi dimensional array assignement in verilog	-1.02
irun, ncverilog does not determine header file	-0.57
Verilog Vector Packing/Unpacking Macro	0.00
What does the red text in SystemVerilog LRM 3.1a signify?	0.00
system verilog assertion disable condition	0.00
Verilog: keep value in register (assign to same register)	0.00
Tick-including a header file inside package in systemverilog	0.00
Verilog Parameterized macro usage	0.00
How to write pulse width systemverilog assertion when width is conf...	0.00
Verilog: generic parameters	0.00
error: cannot convert 'bool' to 'svLogic*' in assig...	-0.20
HDLCompilers:246 - "numop.v" line 28 Reference to vector...	0.00
tf_nodeinfo has been deprecated by IEEE	0.00
Systemverilog doesn't allow variable declarations after call to...	0.00
Design 32 bit arithmetic logic unit (ALU)	+0.50
Defining Two Things per Case Statement Verilog	-1.58
Syntax for looping through lower dimension of multidimensional asso...	+0.43
VPI vpi_put_value on nets	0.00
Assignment under multiple single edges is not supported for synthesis	-0.07
How can I repeat top module code N times verilog code ? (Synthesis...	0.00
Is there a way to embed a constant in a struct in SystemVerilog?	-2.01
Making 2D arrays in Verilog	0.00
Multiplying two 32 bit numbers using 32 bit carry look ahead adder	0.00
Difference between Behavioral, RTL and gate Level	+1.71
Verify Parameters in Verilog	0.00
How to Embed Systemverilog Interpreter using DPI-C?	-0.07
vectored input port driving output port of single bit net	0.00