StackRating

An Elo-based rating system for Stack Overflow

Home | About | Stats and Analysis | Get a Badge

Rating Stats for

Greg

Rating
1564.37 (4,856th)

Reputation
13,439 (10,732nd)

Page: 1 2 3 4 5 6 7 ... 12

Title	Δ
Verilog : Variable index is not supported in signal	-0.08
Verilog loop sequentially for each iteration of the loop	0.00
How can I OR every element in two dimensional array in one clock cy...	+0.41
How can I reset this D-type counter in the attached Verilog-HDL code	+0.44
Verilog replication with macro	+1.94
Modules in Verilog: output reg vs assign reg to wire output	+0.43
Error in verilog, coding for CSHM Filter using generate statement	+0.39
Verilog Matrix multiplication error in synthesis	+1.79
Verilog error while declaring a array	+0.41
SystemVerilog Parameters with defined width	-2.06
im unable to write output to text file in verilog .Please check wha...	0.00
Signal Result Implantation Connected To Multiple Drivers	+0.43
What is the purpose the 'new' and 'virtual' in syst...	0.00
(System)verilog macro containing a comment?	+1.97
4-to-1 Multiplexer that implements addition, inversion, AND, OR gat...	0.00
Syntax error with Verilog web examples, are there multiple variants...	0.00
Can't fit settability in counter Verilog	0.00
Variable length messages in Verilog (serial CRC-32)	-2.32
how to make a VPI in verilog?	0.00
Where are input/output needed?	0.00
Why not write changes directly to the output register?	+0.42
SystemVerilog errors	0.00
Pack individual signal into an array	+0.42
How to reuse multiple always blocks in Verilog	+1.05
In SystemVerilog are indexing a parameter array in a for loop a con...	0.00
Verilog Error: Object on left-hand side of assignment must have a v...	-0.19
Array as module paramater	0.00
Verilog wires being set to X instead 1	-0.07
Instantiate Modules in Generate For Loop in Verilog	+2.19
Passing unpacked array type as parameter	+0.41
parameterized task to swap two values in SystemVerilog	0.00
object <name> is not declared in verlog	+1.72
Why does an If statement cause a latch in verilog?	-0.90
printing "still alive message" only once for multiinstanc...	+0.43
Reduction operator does not work properly	-0.57
Verilog - digital clock- Minute doesnt work	0.00
How do I implement a Parametrizable Mux in SystemVerilog?	0.00
assignment under multiple single edges is not supported for synthes...	-0.04
Verilog Design of a 32-bit ALU	-0.58
Issue with parameters in Modelsim	0.00
what is the difference between -> and => in system verilog as...	-1.04
Verilog - Why I can't declare multiple vars in a for statement?	0.00
4bit number to seven segment	0.00
verilog and module outputs z's	+0.21
Unresolved reference to 'memory'	0.00
Behavioral verilog: creating multiple muxes with 1 module	0.00
display vs strobe vs monitor in verilog?	+0.43
Using single ended port in logic expecting diff-pair?	-0.09
Why does this code work only partially?	+2.19
Correct way of using tasks in Verilog	0.00