StackRating

An Elo-based rating system for Stack Overflow

Home | About | Stats and Analysis | Get a Badge

Rating Stats for

Greg

Rating
1564.37 (4,856th)

Reputation
13,439 (10,732nd)

Page: 1 2 3 4 5 ... 12

Title	Δ
Arithmetic shift by $signal give different result in conditional ex...	0.00
Icarus doesnt know how to parse localparam arrays?	0.00
ModelSim Altera 10.1d - verilog I can't get wave forms	0.00
Verilog: one clock cycle delay using register	+0.50
Assigning 1 bit values to a multidimensional array in Verilog?	0.00
modelsim programming 60 counter (error loading design)	0.00
Data conversion from VHDL to Verilog	+0.41
Error Loading Design When using Module inside generate block	0.00
Are there any performance penalties by using nested Conditional Ope...	+0.43
How to assign an output of a module with variable?	0.00
output *E,TRNULLID: NULL pointer dereference. System verilog	+0.42
How to remove I/O port declarations using regexp in verilog mode	0.00
Verilog 4-bit carry select adder	0.00
How can I use $value$plusargs in verilog?	0.00
multiple modules instantiation declaration and function verilog	0.00
How to add delay to Tri-state Buffer	0.00
Function of $clog2(N) in Mojo IDE	0.00
Disable the instance of DUT from Test-bench	+0.10
How can I use SystemVerilog sequence properties in asserts?	0.00
Single and double-edge expressions (Verilog)	0.00
Huge lookup table in SV/UVM	0.00
how to use Clocking block in verilog	+1.09
range of modulus operator in verilog	0.00
Error using for loop [procedural assignment to a non-register i is...	-0.36
How can I use $display statement within sequence block, to display...	+0.42
systemVerilog - round real type	0.00
Assign first register to zero and do not write	0.00
systemVerilog - How can I verify if integer member is null?	-0.06
Optimizing the registerfile code in systemverilog	-0.31
module inside if in verilog	0.00
some questions about DEFINE use method in NCVERILOG	-0.52
Calling Function in Verilog	0.00
swap two variables in verilog using XOR	+0.44
How can I use the force with array in verilog?	0.00
delete queue items inside foreach loop	0.00
Debug help : enum reg is incompatible with reg port	-1.94
I have written Verilog code for FSM based Serial Adder Circuit, but...	0.00
binding parameter to array value error (Verilog)	0.00
How to change input signal to parameter in systemverilog?	-1.96
While loop with non-constant loop conditions, but using parameter	-1.99
I'm getting error when I use conditional operation in verilog	-1.79
"Multiple Constant Drivers" Error Verilog with Quartus Pr...	+0.38
Verilog reg assignment?	+2.40
like #if in c, is there `if in verilog	-0.59
internally generating resets verilog 2005	0.00
How to bind a SV interface signal to a VHDL type?	-0.08
verilog, why is this illegal reference to net	0.00
system verilog disabling `ifndef blocks in specific instances	+1.21
Verilog, Module Instatiation with inputs from different modules	0.00
In systemverilog is there a way to condition on a type?	-1.99