StackRating

An Elo-based rating system for Stack Overflow

Home | About | Stats and Analysis | Get a Badge

Rating Stats for

Greg

Rating
1564.37 (4,856th)

Reputation
13,439 (10,732nd)

Page: 1 2 3 4 5 6 ... 12

Title	Δ
How to use the input's values in "always" definiton i...	+0.41
How to get fork join/join_any to work with a loop	-2.02
uvm_port_base class derivation correct hierarchy	0.00
classes inherited in UVM	0.00
Convert vector into array	0.00
Creating a 2-D net array in verilog	-0.13
Displaying a bus in Verilog	+0.41
Reset awareness when using 'sequence.triggered' in assertion	0.00
Verilog code for shift and add multiplier	0.00
Verilog error: expecting a colon, and expecting a equal sign	0.00
Is $clog2 task supported in Verilog HDL?	-0.03
Quartus Error (10028) with memory	0.00
Avoiding support code for SVA sequence to handle pipelined transact...	+0.38
[Verilog]ISE error:HDLCompiler:806	0.00
In systemverilog # delay fails when signal faster than delay	+1.94
What does \|variable mean in verilog?	+0.45
uvm monitor methodology & run_phase	0.00
Formatting Dynamic Array of Bits as String in SystemVerilog	+1.97
using $past in cover property statement	-0.10
Systemverilog unique array values during randomizatoin	-0.82
Change parameter value in Verilog	0.00
viewing waveform using scansion	+0.40
FSM implementation of a debouncing circuit in verilog ( error in ti...	0.00
Verilog - X value for wire connecting two modules	+0.38
Rising Edge Counter	-0.10
Usage of $past in System Verilog Assertions	0.00
(Verilog) How do I access an array element using a variable as index?	-0.62
Method of instatiating sequential block in verilog	0.00
SystemVerilog assigning values to generated blocks	0.00
my verilog testbench never stop	0.00
How to modify the Verilog code to avoid multiple drivers?	+1.26
Why does the following redeclaration error happen in verilog?	+0.40
Distinguish and expand text macro nested in define macro	0.00
Verilog code for wighted average circuit	+0.36
ADT7420 Temperature reading -Verilog	0.00
Gate Level Verilog: Conditional, generate gate inputs	0.00
Passing a signal name into a verilog task	-0.04
Condition: Logical state of multi-bit packed array	-0.13
VERILOG issue with struct	+0.42
Full Adder Sum Off by One Clock Cycle	-1.81
Create a lookup table using Verilog ModelSim	-0.09
Nonconstant index into instance array	0.00
Using verilog to generate a ripple-carry-adder with all output X	0.00
Error in Function evaluation	+0.43
setting the Verbosity only for few /sequences/objects/interfaces in...	+0.40
errors in modelsim verilog compile	-0.59
unable to enter if else statement	-0.09
Icarus Verilog syntax error when subtracting two 32-bit inputs?	0.00
Verilog: Altenative way for indexing signal on the LHS	0.00
How to handle data going from a clock domain to another clock domai...	+0.43