StackRating

An Elo-based rating system for Stack Overflow

Home | About | Stats and Analysis | Get a Badge

Rating Stats for

Greg

Rating
1564.37 (4,856th)

Reputation
13,439 (10,732nd)

Page: 1 ... 9 10 11 12

Title	Δ
Synthesizable code to save the output in a file in verilog	0.00
Two input signals at the same always block	+3.52
Verilog disable Statement not Working but $finish works but it is n...	-0.34
For-loop in Verilog	+1.66
How to randomize contents of a very large memory?	-0.42
Redundant conditional operator	+4.11
Verilog bitwise or ("\|") monadic	-1.70
How to Synthesize While Loop in Verilog?	-2.41
Simple "Assign" Function	0.00
Verilog LED bargraph issue/warnings	-0.59
Compiler bug, or misunderstanding of SystemVerilog? Undeclared port...	0.00
Can SystemVerilog represent a flip-flop with asynchronous set and r...	-1.59
Override size of a parameter that is an array of a struct in system...	-0.76
difference between blocking and non blocking statements with intra-...	+3.40
SystemVerilog program block vs. traditional testbench	+3.65
compiling Verilog code in Quartus	0.00
How to pass a register array to a buffer with single bit input and...	+3.52
Register offsets from one source file in systemverilog source tree	0.00
Subtleties of Non Blocking Assignments	+1.71
writing a ripple carry adder in verilog	+4.61
Signal is connected to following multiple drivers	-0.32
undefined reference to `main' in C	+2.09
Indexing vectors and arrays with +:	+3.79
How to pass a variable value to a macro in System Verilog?	-4.12
Declaration of random packed associative array	+3.82
concatenation of arrays in system verilog	-0.08
SystemVerilog packed array vs unpacked array memory footprint	0.00
systemverilog cast peculiarity	0.00
Making connections to SV generated interfaces	0.00
How to represent a long sequence of arrays?	+4.27
System Verilog parameters in generate block	-0.08
Casting strings to enums	0.00
IF with ternary operator - Verilog	0.00
VCS XMRE error on continuous assigment from some signal in a condit...	0.00
Timing of action using edge-trigger of clock	0.00
ovl unspecified number of clocks	0.00
always block @posedge clock	+2.70
SVA for handshake	+3.95
output is not continuously changing in 2x4 decoder testbench	0.00
What's the best way to tell if a bus contains a single x in verilog?	+4.32
Perl regex to capture text between two anchor words but ignore anch...	-2.25
systemverilog: Using structure as slice specifier in streaming oper...	0.00
How to get handle for a coverpoint?	0.00
While loop in test bench of and gate. getting no output	+0.02
Is there a ifx-elsex statement in Verilog/SV like casex?	+4.48
Verilog Timing Analysis for Fixed inputs	-2.62
Verilog: Adding individual bits of a register (combinational logic,...	+3.99
Using queues in recursive properties	0.00
How to detect the posedge of two clocks (asynchronous to each other...	-1.97
Advance time in simulator using Verilog VPI	+0.07