StackRating

An Elo-based rating system for Stack Overflow

Home | About | Stats and Analysis | Get a Badge

Rating Stats for

toolic

Rating
1621.40 (1,065th)

Reputation
35,458 (3,239th)

Page: 1 ... 7 8 9 10 11 ... 23

Title	Δ
How to initialise a register to a random value in verilog?	+0.37
Verilog promote one-bit wire to 64-bit bus	+0.37
Perl GetOptions or die not working as intended	0.00
systemVerilog Nested Fork	+0.37
What is the difference between = and <= in verilog?	+0.37
User defined search of a hash	0.00
Storing specific fields from multiple files into an array	+2.16
Is this code structure going in the right direction?	-0.13
Regex to match substring of file path	+0.34
Verilog Testbench Errors for Comparator	+0.38
RNG state not getting preserved while using get_randstate and set_r...	-0.23
Verilog Arbiter circuit not producing expected output	0.00
Verilog: Accessing wire in sub-module instance	0.00
Is there a better way to count occurrence of char in a string?	+1.74
Ripple carry counter in verilog with 4 module and x output	0.00
I have magnitude comparator 4bit verilog code and i have wrong output	+0.38
Perl operator precendece for a combination of list and unary operat...	+1.59
Division in verilog with test	0.00
Instantiate Modules in Generate For Loop in Verilog	-2.19
Can we can have print statement in classes without any function/tas...	+0.39
HDL Compiler Error 806 for Verilog HDL Test Fixture (Shift Register)	0.00
sign extension using concatenation	0.00
dereferencing nested hash perl	0.00
Looping Perl Array	0.00
What is the difference between a logical and/or and a bit-wise and/...	-1.97
Divide String Parameter Into Different Lines in Perl	-1.66
Verilog invalid module item error	0.00
verilog and module outputs z's	-0.21
Asynchronous D FlipFlop synthesis	0.00
Perl Regular expression extract	+1.91
Load regex from file and match groups with it in Perl	+1.87
How can I $fwrite a negative integer number in a file?	0.00
How can I print to a variable in Perl?	+0.97
GetOptions Check Option Values	+0.81
What are the uses of force - release statements?	+1.77
System Verilog always_latch vs. always_ff	-0.63
How to assign a name to JSON Array in Perl	0.00
How to zip only files and not the full path	+1.91
Unknown Wrong result when simulating Verilog design in modelsim	+0.38
What does Z in Verilog stand for?	+0.39
Why there are verilog verification files not in the form of module?	0.00
Creation of array in verilog that can store real values	+1.84
Why this verilog assignment is wrong?	-1.18
What is wrong with this verilog file write operation	+0.39
Running script and defining object value in terminal window	+0.39
System Verilog Error , GPIO_0 is not a function	0.00
Perl Sorting Multiple Keys Hash	+0.38
Perl counter in hash of hash	0.00
verilog construct : expecting operand after case	-0.62
cannot be driven by primitives or continuous assignment	0.00