StackRating

An Elo-based rating system for Stack Overflow

Home | About | Stats and Analysis | Get a Badge

Rating Stats for

toolic

Rating
1621.40 (1,065th)

Reputation
35,458 (3,239th)

Page: 1 ... 5 6 7 8 9 ... 23

Title	Δ
Verilog: T flip flop using dataflow model	0.00
Verilog Function Application	0.00
Verilog Testbench Can't pass Decimal value through wire and reg...	0.00
temp file is not removed When created using File::Temp module	-0.14
No state initialization or change for FSM in verilog	0.00
Why does one of these two indexing patterns give me an "index...	-2.74
How to fix Verilog::VCD::Writer error: Can't locate object meth...	0.00
Multiplication Issues in Verilog	0.00
Using Function Block for addition in Verilog	0.00
Getting "Z and X" at output for a basic Full Adder	0.00
Need help sorting file list in perl based on datestamp in filename	+1.20
i keep getting this syntax error in verilog?	0.00
Applying Filters in Perl using Regex	+1.26
Referencing an element in a 2D array in Perl	+0.35
Verilog syntax error [HDL 9-806]	0.00
Perl: Couldn't open a file with file name as input	0.00
Array.sum() Gotcha	-2.17
Verilog register code bug - condition checks	0.00
Addition in perl one-liner	0.00
How can I correct the following perl program to check directory exi...	+2.05
Else body is executing in System Verilog	0.00
Why does this 'sed' fail inside qx() in Perl?	0.00
Arithmetic Right Shift without using shift operators	0.00
GetOptions() in perl does not validate full argument names	+2.04
modelsim verilog vsim-3365 too many port	0.00
Verilog HDL ? operator	+0.35
Using perl to selectively change lines	-0.20
How to use GetOptions to detect trailing strings?	+0.36
Perl exit on warning	+1.93
how can I define a combinational user define primitive (UDP) in ver...	0.00
Race condition between signals	0.00
what does "Memory index truncation" mean in the verilog?	0.00
Verilog OR of array elements	-2.16
Breaking up qx/ return in Perl	+1.91
i am not able to compile the verilog code for register unit with it...	0.00
Perl - Useless use of log in void context	0.00
Why is this a malformed statement in verilog?	0.00
Perl - Searching values in a log file and store/print them as a str...	-0.92
Verilog: what does begin followed by colon and a variable mean	-0.47
Warnings while synthesising, not able to run ISim	0.00
Declaring a 2-D array in verilog gives me a error illegal redeclara...	0.00
8 bit comparator from 4 bit comparator - undefined outputs	0.00
Single bit random number generator in Verilog	0.00
Perl global substitution of a file path	-1.91
Why doesn't this compute to true in Verilog?	0.00
Computed verilog parameter in Yosys	0.00
verilog 4bit mux test bench code gives x	0.00
Using any to check existence of element in array inside hash	0.00
UVM - Error - :near "(": syntax error, unexpected '(&...	0.00
UVM - Error - near ":": syntax error, unexpected ':&#...	0.00