StackRating

An Elo-based rating system for Stack Overflow

Home | About | Stats and Analysis | Get a Badge

Rating Stats for

toolic

Rating
1621.40 (1,065th)

Reputation
35,458 (3,239th)

Page: 1 ... 4 5 6 7 8 ... 23

Title	Δ
Need to get value pointing to a symlink	0.00
How to create positive edge detector behavioural code?	0.00
How to pause every iteration of the loop using sleep?	0.00
Why is my output not getting assigned a value?	+0.33
Perl check array element exists in file	0.00
Strip out comma from position variable	+0.94
implementing memory, program counter, and adder in Verilog. Confuse...	-0.54
How would I sort the numbers without disturbing the format	-2.30
push hash onto array in perl, result defies understanding	-1.28
Can't use string as an ARRAY ref while "strict refs"	0.00
Read a single line from a one-line text file in CSV format	0.00
Perl: Getting substring of a number	-0.80
how to solve warning message Use of uninitialized value in numeric...	0.00
How do I find the highest amount of overlapping substrings in a lin...	+0.54
Unescaped left brace in regex is deprecated, passed through in regex	0.00
Perl regex with shell	+0.33
Verilog testbench not reading test vector correctly	0.00
SystemVerilog how to perform one-hot masking	+1.84
Why is this making my program to print twice?	+0.35
How to I assign Don't Care values in truth table of test bench?	0.00
Output array won't take the value of an array register	0.00
Mips DataMemory with Verilog	0.00
Form Multiple Combination Of String According To Square Bracket	0.00
How do I dump bit-blasted signals to a vcd in synopsys VCS	0.00
Is it possible to repeat a gate in structural verilog?	-0.54
Removing rows in a dataset matching a value from a separate dataset	0.00
How to use/call other modules? Implement own NAND Gate	0.00
Vivado Behavioral Simulations showing undefined (XX) output	0.00
"Syntax in assignment statement l-value" Why is this code...	0.00
Why are the outputs not changing/not getting loaded in my single cy...	0.00
How can I fix assigning more than one value error in verilog?	0.00
cannot elaborate instantiated module in verilog	0.00
How do the %m works in $display system task in verilog	0.00
Parse service now ticket data in Perl INC and short description	0.00
How to remove unwanted output in VERILOG?	0.00
My result for matrix multiplication using verilog is not getting di...	0.00
Parenthesis error on my assign command for my output (dataflow level)	0.00
using two search and replace regex commands in Perl	+0.31
How to combine variables in string in perl	+0.05
verilog reg as loop counter cannot use the max number	+1.42
print lowest value in hash of hashes (perl)	+0.30
Outputs remain "don't care" in the 4 bit ALU design	0.00
using flip flops to parse a block and regex on a verilog netlist	-0.15
Getting the characters of a string up to the first "."	+1.64
Verilog - syntax error after "case" block	0.00
What does 4{signal} mean when signal is a 4-bit wire?	0.00
Verilog error. not displaying the correct results	0.00
Sytem Verilog Testbench: Apply initial time offset to clock signal	0.00
undefined subroutine main error	0.00
How to calculate with matched number	+0.34