StackRating

An Elo-based rating system for Stack Overflow
Home   |   About   |   Stats and Analysis   |   Get a Badge
Rating Stats for

Leeor

Rating
1512.40 (55,550th) 		Reputation
15,499 (9,054th)
Page: 1 2 3 4 ... 8
Title Δ
Can extensive usage of L3 cache by one core invalidate L1/L2 cache... 0.00
How does cacheline to register data transfer work? 0.00
Double Linked List Insertion in Between +1.84
Delete a node from binary search tree in C 0.00
Do caches have the endianness of their CPU? 0.00
what's the difference between conflict miss and capacity miss 0.00
Can atomic instructions straddle cache lines? -0.48
Processor pipeline state preservation -1.95
Processing speed of a core with hyperthreading 0.00
MESI- what happens when reading data currently being modified? 0.00
How to hold string in enum? -1.04
Flushing cpu cache without invliadting the cache? 0.00
Non-temporal loads and the hardware prefetcher, do they work togeth... -0.97
Confused by this assembly code +0.48
Difference between Chip Multiprocessing and Symmetric Multiprocessi... 0.00
Segmentation fault, array hell? 0.00
Checking if two substring overlaps in O(n) time +1.11
delete a node at nth position IN C++ 0.00
Which MESI protocol states are relevant if cache with write-through... 0.00
Paralellization vs vectorization performance bottlenec: Does AVX an... +0.49
Should I prefer to use small types of int (int8 and int16) in C++ c... +1.61
Branch "anticipation" in modern CPUs +2.05
Are correct branch predictions free? +0.25
why in C, for unsigned data, right shifts must be logical? +0.51
Program crashes when printing a linked list on screen +0.56
Memory locations associated with dynamically allocated array in C++ -0.45
Types of optimisations happen in cpp relaxed memory model? 0.00
Are older SIMD-versions available when using newer ones? -2.00
Why does my 8M L3 cache not provide any benefit for arrays larger t... +0.63
Difference between prefetch for read or write +0.49
CS50 PS 1 Greedy +0.50
Is memory ordering in C++11 about main memory flush ordering? -0.85
Instruction cache loading and eviction rules 0.00
Why cache read miss is faster than write miss? 0.00
Codility : Brackets Determine whether a given string of parentheses... +0.49
Is using a pointer or reference to access a vector and then iterati... -0.12
ADD instruction or plus sign? +0.47
How to write or read memory without touching cache +1.94
Why are the changes made to single pointer persists even after the... -2.13
Index register in cpu (Computer org. and arc.) 0.00
Why MESI protocol may result in write action that is followed by wr... 0.00
Software Breakpoints and Modern OOOE Processors 0.00
Double Free or Corrupt Error +0.50
How do changes (read/writes) to std::atomic variables propagate acr... 0.00
When I use the x86_64 CAS-instruction, then locked only one cache l... 0.00
Intel x64 Opcodes 0.00
Instruction fetch accesses passing locked instructions 0.00
Which assembly language statement executes faster? +0.93
Is a double aligned to an 8 bytes boundary because of the FPU or be... -0.52
Pipeline diagram, Can ID start if previous EX is using same register? 0.00