StackRating

An Elo-based rating system for Stack Overflow
Home   |   About   |   Stats and Analysis   |   Get a Badge
Rating Stats for

Leeor

Rating
1512.40 (55,550th) 		Reputation
15,499 (9,054th)
Page: 1 2 3 4 5 ... 8
Title Δ
What does pathological input mean with respect to sorting algorithms? -1.11
If write to the remote memory over PCIe which marked as WC(Write Co... 0.00
Is the MESI protocol enough, or are memory barriers still required?... 0.00
compiler reordering vs memory reordering 0.00
Optimal number of processes? 0.00
L1 Cache Line Size 0.00
Is Translation Lookaside Buffer (TLB) the same level as L1 cache to... 0.00
x86 Hyper-treading clarification on cache miss +2.82
Array/Pointer: Left operand must be l-value -1.30
find unique elements from sorted array with complexity < O(n) -0.00
What is the correct way to allocate memory for an array depending o... +0.22
Pipelined Datapath 0.00
What is PDE cache? -1.10
Eight Queens - Diagonal Movement -0.02
How to make the hottest CPU temperature? +0.06
If a pipeline stage is stalled due to a dependency, do all the stag... 0.00
What does it really mean to "Squash" an instruction? +0.51
Why predict a branch, instead of simply executing both in parallel? 0.00
If one thread writes to a location and another thread is reading, c... -0.76
MESI-protocol and the LRU-strategy 0.00
Linux Page Table Management and MMU 0.00
Will CPU cache line flush after Compare and Swap? -0.07
Equivalent for NOP in C for Embedded? +2.57
When can the CPU ignore the LOCK prefix and use cache coherency? +0.54
How is atomicity implemented by the CPU? -0.71
What is the difference between a store queue and a store buffer? +0.49
L1 Buffer handling 0.00
Why is the second loop faster than the first? -0.36
cache misss/ cache miss rate of a 2D array -0.00
How to find the height of a binary tree without using recursion and... 0.00
Show cpu cache and register contents during debugging +0.49
expected identifier or '(' before 'int' +1.13
Cache performance degradation due to physical layout of data 0.00
How to clear L1, L2 and L3 caches? -1.03
What kind of instructions does the branch predictor speculatively e... 0.00
How to change a windows path to a linux path in all files under a d... +0.27
C++ Branch prediction algorithm comparison? -1.35
Using pointers to get to data in structs in classes -0.12
how to preload a large array to cache in parallel? +0.27
How do the threads share the field variable of the same instance wh... +0.94
How to move a ball randomly in c++? +0.76
Accessing three static arrays is quicker than one static array cont... -1.21
InsertNode function shutting down program +0.09
Is there any official documentation from Intel on cache distribution? 0.00
Cost of swapping variables through mov, xor -2.24
Poor memcpy Performance on Linux +0.39
What's a better branch predictor? Bimodal or Gshare? 0.00
What cache invalidation algorithms are used in actual CPU caches? +0.50
How does CPU make data request via TLBs and caches? +1.79
Why does intel use a virtual index physical tagged cache and not VI... 0.00