StackRating

An Elo-based rating system for Stack Overflow

Home | About | Stats and Analysis | Get a Badge

Rating Stats for

DOS

Rating
1474.92 (4,511,396th)

Reputation
216 (452,435th)

Page: 1

Title	Δ
Simulated Verilog Outputing all X's.. I've been very careful with R...	-2.16
Can I find the execution time of verilog code?	0.00
how could I generate 2 clocks in testbench with systemverilog	-3.23
Output of a module used as input of another in verilog	-3.82
Verilog LED bargraph issue/warnings	+0.59
Can SystemVerilog represent a flip-flop with asynchronous set and r...	-3.50
Implementing PIPO in verilog	-3.57
Subtleties of Non Blocking Assignments	-3.76
Parameterized number of cycle delays in verilog?	-4.07
Signal is connected to following multiple drivers	-4.00
If statement and assiging wires in Verilog	+2.43
Verilog: Can you put "assign" statements within always@ o...	0.00