StackRating

An Elo-based rating system for Stack Overflow

Home | About | Stats and Analysis | Get a Badge

Rating Stats for

dave_59

Rating
1560.31 (5,540th)

Reputation
21,379 (6,248th)

Page: 1 ... 8 9 10 11 12 ... 27

Title	Δ
Allowing re-declaration of certain parameters inside package for si...	-0.14
Coverpoints in System Verilog	0.00
Compiling verilog packages with same name	0.00
Which is the synthesized digital circuit for this [verilog] mux wit...	+1.82
systemverilog - legal to pass '1 to module instantiation as port?	0.00
Verilog test bench for loop(priority, problem with value)	-0.68
reading binary values stored in text using verilog	0.00
Is there a way to print out the current line number in a parsed file?	0.00
How to give instance specific delay to an udp instance in verilog?	0.00
Is there a way to give instance specific value to a variable in ver...	0.00
In System Verilog, how to determine whether a class item exists?	0.00
Unexpected behaviour using the ternary operator (Verilog)	0.00
Most significant bit operand in part-select of vector wire is illegal	0.00
Qualifying SVA's ##[0:$] in a simulation	0.00
I got error when passing a parameterised class in system verilog in...	-0.13
Verilog always block with no sensitivity list	0.00
Weighted randomization based on runtime data in System Verilog	0.00
how system verilog program module avoids timing issues ?	0.00
Passing an 8-bit value to a 1-bit port?	0.00
Why verilog "always_comb block contains only one event control...	+1.34
System verilog process::state	-0.45
In Verilog, can "always @(posegde)" or "always @(neg...	+0.21
Verilog code error for seven segment display	-0.69
Declare vector ports without specifying their size in Verilog	0.00
assignment in SystemVerilog, compilation error - token is 'assi...	+1.32
A class task misbehaved when disable block exists in a task when mu...	0.00
Passing array as argument to a module in SystemVerilog Xilinx	0.00
How to ensure a signal is high until another signal has been assert...	0.00
Nested IF in For Loop Verilog	-2.71
Is there ever a reason for "? 1 : 0" in Verilog?	0.00
How to interpret this discussion of Verilog relational operators	-2.74
Break or return from always_ff / always_comb	+1.27
Compiling systemverilog packages with the same name	-2.75
What is a performance impact of "ovm is match" function?	0.00
Warning: (vsim-8634) Code was not compiled with coverage options	0.00
What is the equivalent hardware circuit to this code?	0.00
Why does the Streaming-Operator in SystemVerilog reverse the byte o...	0.00
Connection inout interface signal to pin	0.00
How is the conditions in an illegal_bin declaration interpreted?	-1.87
Queue declaration SystemVerilog compiling error	0.00
Error assigning output in always comb blocks System Verilog	0.00
overloading systemverilog system tasks	0.00
SystemVerilog Assertion (SVA) Implication with Preemtive Start	0.00
Verilog race with clock divider using flops	0.00
Accessing a node in code using Verilog define macros	-0.77
Dynamic cast fail issue	+1.24
generate block in system verilog	0.00
SystemVerilog task that can force any signal in interface module	0.00
how does systemverilog argument passing value work?	+0.34
Unknown naming convention - Verilog	+1.26