StackRating

An Elo-based rating system for Stack Overflow
Home   |   About   |   Stats and Analysis   |   Get a Badge
Rating Stats for

Notlikethat

Rating
1583.46 (2,724th)
Reputation
15,833 (8,842nd)
Page: 1 2 3 4 5 6 7 ... 9
Title Δ
Eigen vectors not initialized when cross-compiled for ARM 0.00
Beagleboard Qemu baremetal with UEFI 0.00
Split vector in MATLAB -0.44
When will CPSR GE[3:0] bits be modified 0.00
Can someone explain the branch opcode in ARM? +0.82
remapping Interrupt vectors and boot block 0.00
About arm pc value in thumb 16/32bits mixed instructions stream 0.00
ARM Cortex M3: Atomic Writes +1.20
i.MX53 QSB and ARM TrustZone -0.33
Selecting appropriate ARM -mfpu option in gcc based on CPU features 0.00
Neon: maximum of four floating values inside float32x4_t vector 0.00
Differences between arm "versions?" (ARMv7 only) 0.00
Overflow using Fixed-Point Chebyshev Method 0.00
GCC ARM How to assign value to particular fp register using inline... 0.00
How to determine if a word(4 bytes) is a 16-bit instruction or 32-b... 0.00
IAR inline assembly using global C variable +1.93
Pipeline refill cycles for instructions in arm 0.00
Is it possible to change endianness mid-execution on ARM (Android/L... 0.00
I can't understand this error message in ARM 0.00
Add command under ARM architecture and program counter +0.43
ARM, Thumb and Thumb 2 instructions confusion +0.44
ARM Unsigned Integer Division subroutine 0.00
Coherently understand the software-hardware interaction with regard... 0.00
STM32 Large binary created when using malloc 0.00
Zynq Qspi Booting 0.00
Determine FLOPS of our ASM program 0.00
Compare and Exchange on Android (ARM) 0.00
Run LibGDX game on ARM-based lubuntu linux? 0.00
Atomic Block for reading vs ARM SysTicks 0.00
ARM MOV and MVN operand -2.34
Relationship between CPSID instruction and Generic Interrupt Contro... -0.35
SysTick->LOAD vs SysTick->CALIB +1.66
ARM assembly "retne" instruction 0.00
Disable ARM 16-bit thumb instruction +2.01
How SVC mode is changed to USER mode? 0.00
What is the advantage of using GPIO as IRQ.? +1.63
Signal SIGBUS on a line with no memory access 0.00
How to create array of concatenated contents from an array of label... -0.09
Error of mexfunction variables in an array of a structure variable 0.00
How to delay an ARM Cortex M0+ for n cycles, without a timer? -0.36
Synchronous External Abort on ARM 0.00
Finding subsets of a set of vectors that fulfill some conditions -1.86
ARM TrustZone's Secure/Normal world vs. OS's kernel/user mo... +1.69
Setting CPSR flags directly in ARM assembler -2.54
In ARMv7, is the address used in TTBR0 and TTBR1 physical or virtual +0.16
.n suffix to branch instruction? 0.00
ARM Cortex M4 Hard Fault - Floating point -0.10
Is CPSR C flag defined when performing logic operations with immedi... 0.00
What is PDE cache? +1.04
Making Dataset for 4 Motors Inverse kinematics using ANFIS in MATLAB 0.00