StackRating

An Elo-based rating system for Stack Overflow

Home | About | Stats and Analysis | Get a Badge

Rating Stats for

Oldfart

Rating
1517.06 (38,625th)

Reputation
3,017 (56,061st)

Page: 1 ... 5 6 7

Title	Δ
How to introduce delay in structural verilog?	0.00
Verilog: Assigning a localparam to a bit vector wire	0.00
Basys3 board 4-bit counter, I don't know why its not producing...	0.00
Bit by bit comparison between two variables in Verilog	-3.77
Converting finite state machine diagram into verilog code	-3.26
Removing Multi-driver nets	0.00
what is the best way to implement right shift with signed number th...	-0.22
Selecting a set of parameters based on input value in Verilog	0.00
Can we synthesis a simple generic memory?	0.00
Cannot figure out how to loop this verilog state machine	0.00
Verilog Hex Display and Always block Confusion	0.00
Input decimal values like 0.0047 in verilog	0.00
Verilog Synchronous 4 bit Counter stay on max value until given sig...	0.00
Verilog, How to pass different parameters when I use generate to in...	+1.06
Output of multiplication in Verilog not showing in simulate behavior	0.00
Why cant my verilog testbench display intermediate variables?	-2.08
Verilog behavior of IF statement with invalid value in condition	+3.91
Calling a module with different Array element in verilog	0.00
Verilog program not getting desired output on 4x1 mux	+4.04
Verilog: initialization in hierarchical design	+4.87
deriving different clock signals from a system clock - frequency di...	0.00
Generating a pulse with fast and slow clock in Verilog	0.00
how to concatenate a row buffer into a register in Verilog	-3.17
Always block with two events or multiple event	0.00
verilog code for octal to binary	0.00
generate and propagate signals for 64 bit kogge stone adder using l...	0.00
Verilog syntax error in module declaration	0.00
Connecting many FiFos to one FiFo	0.00
Using a generate with a parameter in verilog	0.00
Taylor Series in Verilog	0.00
How to do explicit resize?	-3.34
Loop Convergence - Verilog Synthesis	0.00
Using Outputs From Two Other Module (Verilog)	0.00
Unresolved net/uwire cannot have multiple drivers	0.00
Can a verilog module be instantiated in a VHDL module using entity...	0.00
Reading file in Icarus Verilog	0.00
systemverilog use array as port of module/function	-2.97
Number of flip flop genarated the Verilog code	0.00
Verilog code, same structure, same style. How come one works but th...	-4.25
Simple Addition in Verilog	0.00
Use tasks in always @* blocks	-2.03
what happens in a 2-port ram when write enable is off?	+0.97
Take the sum of 3 adc data for 3 sampling	+4.04
Result of Subtraction Two Float number C#	-3.95
qt 5.2 serial port write issues with windows 7	0.00