StackRating

An Elo-based rating system for Stack Overflow

Home | About | Stats and Analysis | Get a Badge

Rating Stats for

Paebbels

Rating
1478.68 (4,501,424th)

Reputation
7,598 (20,885th)

Page: 1 ... 4 5 6

Title	Δ
Is N-1 the largest term which could be used for Generic in VHDL	+2.23
can I know how long time e.g addition insturction take in vhdl code...	0.00
pci device info access in linux from userspace	-1.85
VHDL - IF alternative	0.00
How do I update coe data in ISE?	0.00
Why is this Shift Register not loading properly in VHDL?	-2.57
what is difference between posedge, negedge and event clk?	0.00
How to change signal value instatntly?	+0.15
How to control the inout pin for local controller	0.00
VHDL short form to trigger actions on raising edges	+4.84
VHDL small error when using a conditional signal assignment (when.....	0.00
VHDL cant determine definition of operator ''='' --...	-3.77
VHDL Pmod TMP comminucation	0.00
Storing array in FPGA	0.00
How do I show only an one digit in the 4 digit segment on a Basys2...	0.00
Ise simulation VHDL	0.00
No feasible entries for infix operator "=" [VHDL]	-3.36
AXI bus to Wishbone Wrapper	0.00
File transfer between PC and FPGA	-0.00
VHDL counter/timer	0.00
for-generate inside process vhdl	-3.81
VHDL VGA sync circuit	-3.46
Multiple Input State Table method	+0.81
Is VHDL Turing complete?	-3.16
Simulation blinking LED using VHDL with Quartus II and ModelSim	+0.89
VHDL n-bit barrel shifter	0.00
Subtractor Module VHDL generating wrong values	-1.82
Fill one row in 2D array outside the process (VHDL)	+4.18
Xilinx ISE - Maximum frequency	0.00
ChipScope Error - Did not find trigger mark in buffer	0.00
How can i generate a pulse train to give output in common way?	+0.10
Compilation error in Vivado	+0.04
How to get real type ratio between two time values?	-4.02
Where does the error stem from in the process?	-4.17
where to check which dcm/pll supported in which xilinx fpga technol...	0.00
how to write inverted clock signal in ucf?	0.00
Implementing CRC32 module with verilog for FPGA	0.00
Lightweight VHDL simulator in Windows	+3.04
Configuring a 7-Series GTXE2 transceiver for Serial-ATA (Gen1/2/3)	0.00
How to read & write to fifo from Microblaze?	0.00
SIMD Hardware accelerator in FPGA performance evaluation	0.00
Uart Vhdl, simulation is ok but in fpga not work	-0.03
Is there a way to print the values of a signal to a file from a mod...	-1.55
When should endfile be used, before or after reading?	-1.51
Assign two signals from the same statement	+4.49