StackRating

An Elo-based rating system for Stack Overflow
Home   |   About   |   Stats and Analysis   |   Get a Badge
Rating Stats for

Paebbels

Rating
1478.68 (4,501,424th) 		Reputation
7,598 (20,885th)
Page: 1 2 3 4 5 6
Title Δ
How to solve routing issues in Artix7? 0.00
Asynchronous FIFO code advice - VHDL 0.00
SPI Module with SCK same as SPI Module Clock - VHDL +0.27
How clock_gettime achieves nano seconds resolution? 0.00
new to Zedboard : how to allocate "clk" pin number on the... 0.00
How do you enable powershell to interpret ansi color codes when usi... 0.00
Can Xilinx ISE iMPACT write an SVF to a PicoBlaze like Adept can? 0.00
Delay output signal for 3 clock cycles in VHDL 0.00
Xilinx ISE Board, trying to make two clocks (ZYBO FPGA) 0.00
Bus timing constraints -3.53
VHDL, if statements, and process names -3.65
Shifting LED - Solved, with solution -3.61
problems with implementation of 0000-9999 counter on fpga(seven seg... 0.00
Get constant output during clock cycles +4.26
GHDL: no function declarations for operator "and" 0.00
xilinx ise CHIPSCOPE PRO 0.00
start point for partial reconfiguration in xilinx virtex 5 board 0.00
vhdl operator "and" is ambigous +0.23
Synthesis of generate blocks 0.00
Force signal from testbench +2.23
VHDL Type of xxx is incompatible with type of xxx -3.56
LSFR counter for random number -3.70
How do you implement a polynomial in a LFSR? (VHDL) 0.00
Xst:647 Warnings during Synthesis of Shift6 with Top module -0.92
Using array of std_logic_vector as a port type, with both ranges us... +0.21
How to improve default execution speed in Xilinx ISE? 0.00
VHDL is it valid syntax to use string in Generic? -2.93
How could I achieve DMA from a PCIe Verilog core? 0.00
CLB adder structure in Xilinx Virtex and adder implementations in V... 0.00
FSM, sum of products count 0.00
Creating a generic array whose elements have increasing width in VHDL +4.96
VHDL: Mapping a slice of an output to a signal -3.08
VHDL - FSM not starting (JUST in timing simulation) +1.09
How to solve these warnings? | VHDL Programming 0.00
IP tunnel over Linux serial default shell +4.11
How to Convert array_type (array) input to std_logic_vector? +0.19
VHDL Hamming code for correcting error +0.38
VHDL - Does not match a standard flipflop 0.00
how does inout parameters be implemented? +0.98
Non resolved signal has multiple sources VHDL 0.00
VHDL 3xor gates in one using struct 0.00
VHDL one if holds true in every case and the other doesn't 0.00
Relational operators and variables -2.76
Spartan 6 SP605 VHDL external ram usage? 0.00
Mealy machine 1011 detector in VHDL -3.73
Pass string references vs values C++ -0.77
Get array values based on bitmask in PHP +4.57
Controlling different clocks with switches in VHDL +0.17
How Dma works with Pci Express devices? 0.00
Can't manage to solve error ,VHDL, syntax error but I don't... -2.90