StackRating

An Elo-based rating system for Stack Overflow

Home | About | Stats and Analysis | Get a Badge

Rating Stats for

Paebbels

Rating
1478.68 (4,501,424th)

Reputation
7,598 (20,885th)

Page: 1 2 3 4 ... 6

Title	Δ
ISE Design Suite 14.7: ISE® Spartan®-6 Virtual Machine (V...	0.00
Pipeline muxes in hdl	0.00
VHDL: How to handle unconstrained arrays returned by functions as i...	+0.54
How can I undo something set in the global modelsim.ini?	-1.79
Unspecified and Unconstrained logic ports Vivado	+0.03
How to delete libraries in ModelSim/QuestaSim?	0.00
VHDL and Verilog not dependent on technology?	0.00
Simple SR Latch Simulation in VHDL(with Xilinx) doesn't oscillate	+0.15
How can I do a pause of 2Hz in a clock in VHDL?	0.00
VHDL buffer variable vs out variable	+0.03
How to shift std_logic_vector?	0.00
Mutiple VHDL files in a Lattice Diamond project	0.00
SATA PCI-E Expansion Card vs SSD	+0.03
When to use VHDL library std_logic_unsigned and numeric_std?	+0.59
VHDL Generate Array Of STD_LOGIC_VECTORS with Reducing Length	0.00
PCI express flow control credits	0.00
How to handle control signals in multiple processes in VHDL	+0.54
Get position or range of alias	0.00
Link to class method of another module in python docstring	-0.47
How do you save wcfg waveform data in Xilinx ISim clock cycle resol...	0.00
Is sphinxcontrib-autoprogram parsing arguments after grabbing the p...	+0.32
Combine sphinx documentation from several Projects	0.00
[Theory]: VHDL - For Loop possible or just a simple counter?	+0.04
AXI4 delay transactions	0.00
Slice even/odd elements in VHDL	+0.14
What happens when one declares more signals(variables) than needed...	+0.54
Convert string type number to sfixed in synthesizable vhdl	0.00
How can I make sphinx-quickstart auto-include docstrings from my Py...	-0.43
Either generate a component or drive signal with input	-0.47
Different types, single module	0.00
VHDL multiplier which output has the same side of it's inputs	+0.52
sphinx_rtd_theme is not getting applied on the ReadTheDocs builds b...	-0.45
VHDL - Function/Procedure for any type of array	-0.47
Nested / Compounded roles: apply multiple roles to overlapping text	-0.47
VHDL pass range to procedure	0.00
Are there simple ways to write/read records to/from fifos in VHDL/F...	0.00
Why is applying a Python decorator with and without parenthesis dif...	0.00
Can I create an alias to an inherited method in Python?	0.00
How can I link the generated index page in ReadTheDocs navigation b...	0.00
Cocotb VHDL need for FLI	0.00
How or where are predefined attribute declared or define in VHDL la...	0.00
Vivado simulator	+0.52
VHDL input forced to ground	+0.03
What are the conditions when a 2D memory instantiated in Verilog is...	0.00
Can a PCIe endpoint have several outbound request with same TAG?	0.00
How to write an integer to stdout as hexadecimal in VHDL?	-0.16
How to generate .xst file from command line + Xilinx-ISE	0.00
VHDL Synthesizable Vector Compare	+0.53
Why are some signal attributes implicit signals while others are not?	0.00
How to know if vector is undefined	+0.02