StackRating

An Elo-based rating system for Stack Overflow

Home | About | Stats and Analysis | Get a Badge

Rating Stats for

Paebbels

Rating
1478.68 (4,501,424th)

Reputation
7,598 (20,885th)

Page: 1 2 3 4 5 ... 6

Title	Δ
RTD compiles all my docs including foreign docs from git submodules	+0.53
Is the use of rising_edge on non-clock signal bad practice? Are the...	0.00
vsim does not accept -modelsimini parameter on Windows	+2.25
Illegal syntax for subtype indication VHDL200X	0.00
Increasing the speed of Xilinx ISim simulation	0.00
How can I improve my code to reduce the synthesis time?	+0.53
Behavioral simulation in TCL Batch Mode	0.00
Show in terminal commad executed by subprocess.check_call() in python	0.00
Using the clock on BASYS 3	0.00
VHDL - array of std_logic_vectors convert into std_logic_vector	0.00
VHDL UART testbench that send/receive to/from a software on the Win...	0.00
VHDL range assignment	0.00
How can I compile Xilinx Vivado's simulation libraries for e.g....	0.00
"expected type void" - VHDL function error	+0.53
Determining SSC (Spread Spectrum Clocking) on Linux	0.00
"GENERIC constants" in VHDL	+2.31
Pushing multiple Statements through a single channel of a Mux \| if...	-1.71
Designing a FSM in VHDL using 2 processes	0.00
Shift Register for std_logic_vector	0.00
Avoid using inout in VHDL	-0.36
VHDL integer'image(some_int) results in "Expression is not...	-0.46
Copying ISim results as strings/text	0.00
FPGA - Push button constraints	+0.54
Does the CONSTANT declaration stores the values in Block-RAM or in...	-0.39
Xilinx Virtex6 block ram width	0.00
VHDL Syntax Error: With-Select statement	-0.45
understanding parallelism of FPGAs	-0.46
VHDL code works in ModelSim but not on FPGA	+0.57
Running multiple testbenches for VHDL designs	0.00
How is /= translated to actual hardware in vhdl	-1.46
How to only show differences in source files	-0.73
VHDL - synthesis results is not the same as behavioral	-0.67
VHDL Multiple Processes error	-0.41
How to fix this non-recursive odd-even-merge sort algorithm?	+0.08
How does Lattice Diamond map initial RAM values to the EBR primitiv...	0.00
Signal high for a specific time	+0.53
Xilinx ISIM: Count the Number of Transitions	0.00
Suboptimal Timing Implementation Warning - F7 Multiplexer	0.00
Interfacing with Xilinx virtex-5 FPGA board	0.00
Why does PowerShell chops message on stderr?	-0.46
Does the PERIOD keyword in the UCF file specify or inform	0.00
Code to test ps/2 on verilog	0.00
Translate on and Translate off	+0.42
Python 3.5: Colorama does not recognize Windows environment	0.00
Why does an If statement cause a latch in verilog?	-0.43
How to add two different sized vectors VHDL	0.00
VHDL Signal changes on the edge of two separate signals	0.00
VHDL FILE_OPEN does not return correct status	0.00
How to use/declare an unsigned Integer value in VHDL?	0.00
how do you define a language that is not compiled	-0.34