StackRating

An Elo-based rating system for Stack Overflow
Home   |   About   |   Stats and Analysis   |   Get a Badge
Rating Stats for

Hadi Brais

Rating
1545.33 (9,460th) 		Reputation
10,771 (13,997th)
Page: 1 2 3 4 ... 7
Title Δ
How do I instrument only the actual benchmark of SPEC CPU2006 with... 0.00
Is there a performance gain on x86 Windows/Linux apps in minimizing... 0.00
How does the kernel use task_struct? 0.00
Why Contiguous memory allocation is required in linux? 0.00
Loading an entire cache line at once to avoid contention for multip... -0.70
Is memory outside each core always conceptually flat/uniform/synchr... -1.05
rdpmc: surprising behavior -1.71
About the RIDL vulnerabilities and the "replaying" of loads +2.31
Kernel copying CoW pages after child process exit 0.00
What is the meaning of Perf events: dTLB-loads and dTLB-stores? +2.34
What are the microarchitectural details behind MSBDS (Fallout)? 0.00
perf reports multiple sched:sched_stat_sleep event for a single sleep 0.00
Why does using MFENCE with store instruction block prefetching in L... -1.70
what does STREAM memory bandwidth benchmark really measure? -1.12
Is it possible to calculate cache latency based on memtest result? 0.00
perf power consumption measure: How does it work? +2.21
What does a 'Split' cache means. And how is it useful(if it... 0.00
What are the differences between nosmep and noexec=off 0.00
How can i enable/disable kernel kaslr, smep and smap 0.00
Why flush the pipeline for Memory Order Violation caused by other l... 0.00
Is an x86 CPU in kernel mode when the CPL value of the CS register... -2.06
How does Linux handles the I/O Permission Bitmap in the TSS structu... 0.00
Can an x86 CPU read the value of any register while in user mode? +1.90
Does processor stall during cache coherence operation -1.73
intel Pin: analysis routine detects ah register instead of rsp (REG... 0.00
Detecting mov dword ptr [rbp - ...] instructions with a specific re... 0.00
stack allocation size using intel pin tool 0.00
x86 mfence and C++ memory barrier +2.32
How do Intel CPUs that use the ring bus topology decode and handle... +0.36
How does Linux perf calculate the cache-references and cache-misses... 0.00
add your own instructions using pin 0.00
Difference between CR3 value and pgd_t 0.00
Understanding FMA performance +2.45
Contention for read shared data in memory? +2.40
Performance of "conditional call" on amd64 +2.14
Monitoring performance counters during execution of a specific func... 0.00
Trouble understanding and comparing CPU performance metrics 0.00
Are caches of different level operating in the same frequency domain? -0.58
A general question on memory management for variables in assembly/C -0.04
which component manages or provides instructions to the control uni... 0.00
Assembly: return value of __p___argv 0.00
counting L1 cache misses with PAPI_read_counters gives unexpected r... 0.00
How do data caches route the object in this example? 0.00
Determine syscalls or subsystems a process is spending time waiting... 0.00
The inner workings of Spectre (v2) +1.17
Why do memory access times increase when far over CPU cache sizes 0.00
What happens to software interrupts in the pipeline? +0.40
How are branch mispredictions handled before a hardware interrupt +0.41
Understanding 4K aliasing on Intel CPU's +2.43
what's L3$ role part in MESI protocal -0.90