StackRating

An Elo-based rating system for Stack Overflow

Home | About | Stats and Analysis | Get a Badge

Rating Stats for

EML

Rating
1501.64 (386,659th)

Reputation
6,021 (27,076th)

Page: 1 2 3 4

Title	Δ
Flip flop with load/set, reset, clk, and input	+0.14
Apache ignoring some C++-generated SSI output?	0.00
How to synthesize a block of registers as ROM in verilog	-1.94
Changing the width of Bootstrap popover	0.00
For-loop in Verilog	-3.79
Verilog bitwise or ("\|") monadic	-3.97
verilog testbench compare cause errors	+0.41
crating 16to4 bit priority encoder with 4to2 bit encoder	0.00
Multiplying 2D arrays in Verilog	-3.26
Scraping countermeasures on nginx?	0.00
read a multidimensional text file, store it in register using verilog	0.00
In SystemC, can the sc_signal_in/out type port be bound to the prim...	0.00
Verilog simulator for windows	0.00
Can SystemVerilog represent a flip-flop with asynchronous set and r...	+1.97
Verilog: 3D synthesizable parameter	0.00
Subtleties of Non Blocking Assignments	+2.06
Block Floating Point versus Regular Floating Point Arithmetic	0.00
SPI slave doesn't work when I follow the spec, does when I don't?	0.00
What division algorithm should be used for dividing small integers...	+0.04
Defining 1D or 2D floating point array as input port in Synthesizab...	0.00
Why does my sim with a clock never finish?	-0.24
Part select behaves strangely in simulator when it goes through a w...	0.00
Icarus Verilog simulation : Scope index expression is not constant: i	+3.95
always block @posedge clock	-3.91
Using Quartus from command line	+4.08
While loop in test bench of and gate. getting no output	-4.02
forcing a bit in a wire system verilog	+0.14
Advance time in simulator using Verilog VPI	-0.07
Filling the Gaps on Verilog/System Verilog	-0.06
cannot use an input for if statement in Verilog	-1.14
Verilog always block statement	+4.06
VHDL : signal initialisation	0.00
Verilog: Order of reg	+4.33
RS232 transmitter module in vhdl latches?	+0.62
Specifics about Calculating Delays in Verilog and Timing	+4.20
To tokenize terminals or write them into parser grammar?	-3.96
How do I get the Verilog language standard?	-3.59
Verilog - always sensitivity list	-3.20
VHDL initialize vector (the length is not a multiple of 4) in hex	+3.97
Accessing specific groups of elements in a register memory in verilog	0.00
how to prevent logic trimming	+4.05
Dividing and Modulus in verilog	0.00
Does VHDL have a ternary operator?	+4.06
Linux driver DMA transfer to a PCIe card with PC as master	0.00
Debugging css in Firebug	+0.07
Mealy and Moore implementations in verilog	-1.94
apps-script: popup window positioning failing in IE8	0.00
apps-script: copying a spreadsheet cell to a table, with formatting	+0.09
GAS function returns incorrect date - is it me or is it a defect?	0.00
Any SPICE library/API written in C?	0.00