StackRating

An Elo-based rating system for Stack Overflow
Home   |   About   |   Stats and Analysis   |   Get a Badge
Rating Stats for

Rich Maes

Rating
1490.95 (4,400,399th) 		Reputation
651 (220,629th)
Page: 1 2
Title Δ
A low logic level turn on LEDs and high logic level turn off LEDs i... 0.00
Why shouldn't I be using 'inout' rather than 'in... 0.00
verilog, improve speed of PWM 0.00
How to find the available numbers of Fully used LUT-FF pairs in xil... 0.00
Multiple boards Windows Device Manager prompts resource conflict, e... 0.00
Applying simple inversion (NOT function) to OBUFDS +4.15
Verilog How to change wire by bit with clock? +4.13
How do I create multiple common FPGA structures in kristen? 0.00
How do you displayed on HDMI screen with FPGA board? 0.00
Why traps Rocket Chip on FPGA after code execution in DRAM 0.00
2D Matrix - Critical Warning (127005): Memory depth -3.84
Test if a iterator is last in list 0.00
Design Ring Oscillator using Quartus 2 0.00
I am getting error in the verilog code for stopwatch in Altera DE1 -2.45
Mimas V2 Spartan 6 FPGA flash memory issue 0.00
Verilog error: not a valid l-value -4.17
Combinational circuit : Output 2s complement only when select line... 0.00
Filling register vector from FIFO with generated shifts 0.00
Reload VCD file in gtkwave from command line 0.00
how to solve counter for seg controller fault 0.00
Printing characters to LCD - Verilog HDL 0.00
TypeError: __init__() got an unexpected keyword argument 'optio... 0.00
Comparison is constant due to unsigned arithmetic error in verilog... -3.92
Data not copied to register -4.02
How to make led active low on vivado 0.00
vivado having trouble with X waveform from outputs, taking an array... -0.01
Verilog TestBench Error 0.00
counter with 3 signal 0.00
Store a bitvector in flipflops instead of memory - Chisel 0.00
How can I write an 8-bit array as input of a module in systemverilog 0.00
Frequency of Montgomery Multiplier 0.00
Output port missing in generated Verilog code from MyHDL -4.06
Why isn't Xilinx ISE inferring block RAM? 0.00
PIC microcontroller I2C reads fail with MPLABX generated code 0.00
Problems getting Altera's Triple Speed Ethernet IP core to work 0.00
How to write SDC timing constaint an encrypted verilog code? 0.00
Want help in understanding verilog constructs 0.00
I want to implement a circuit in my DE1-SOC based on the SDRAM, whe... +0.09
Adding a delay in Verilog 0.00
assign real value to wire in Verilog 0.00
Modelsim simulation output always shows high-impledance-state (blue... 0.00
How to detect one button press? 0.00
Using Generate Block/ Loop to Make a Ripple Carry Adder +3.99
verilog code for priority encoder -0.01
Verilog output gives 'x' 0.00
Verilog/SV conditional variable definition -3.41
Verilog: detect pulses larger than tmax 0.00
Verilog - Delay in implementation of SPI master slave interface 0.00
JavaFX how to assign content to a child node UI controller 0.00
Why result Q is X? 0.00