StackRating

An Elo-based rating system for Stack Overflow
Home   |   About   |   Stats and Analysis   |   Get a Badge
Rating Stats for

Morgan

Rating
1511.40 (62,220th) 		Reputation
15,904 (8,804th)
Page: 1 2 3 4 ... 10
Title Δ
Verilog Code:FIR Filter= RAM modeling for reading coefficients valu... 0.00
what is the difference between " CSD multiplication" &quo... 0.00
verilog- building a small combinational circuit -0.04
What is the best way to give name to different cases in Verilog? +0.00
Signed multiplier Verilog 0.00
Verilog Code for Bus Invert Coding 0.00
does order of definitions influence result of synthesis? 0.00
Why does an If statement cause a latch in verilog? +1.49
Using display in verilog +0.49
how can I know my current path in system verilog? +2.23
synthesizable 64 bit full adder in verilog 0.00
Verilog - Read bits of register dynamically or using some variable 0.00
Verilog For loop: wrong initial value 0.00
Verilog Multiplier/Divider Propagation Delay -0.02
How to control a flag in two different procedural blocks in verilog? 0.00
4:2:2 to 4:4:4 YCbCr converter in verilog 0.00
Verilog Calculator w/ 16 bit signed inputs 0.00
Getting XXX in the output IR REGISTER = XXXXX 0.00
Saving Returned Value from Verilog Module 0.00
Design a counter with a count sequence using Verilog 0.00
Bit reduction unary operator in System Verilog 0.00
verilog generate instantiating modules 0.00
Implementing JK Flipflop in Verilog 0.00
Delay using Verilog for PR controller 0.00
Verilog :errors.Invalid use of input signal <ck> as target -2.09
Rewrite long xor statement -1.96
How do I start a counter with a condition? 0.00
In Verilog, how can I define the width of a port at instantiation? 0.00
verilog signed addition and subtraction 0.00
Divide by 2 clock and corresponding reset generation 0.00
What is the meaning of this code statement in verilog? 0.00
Verilog simulation x's in output 0.00
Verilog generate statement : conditional port connections 0.00
Verilog signed unsigned operation 0.00
system verilog slicing arrays -0.02
Verilog Logical Operators -0.54
can I use an integer in case statement in verilog? 0.00
Verilog simple register testbench 0.00
how to index a reg or memory in for-loop by for-variable? -1.86
ALU always returning Z for the result 0.00
Testbench of floating point adder in verilog 0.00
verilog subtraction does not yield carry out 0.00
What does this Verilog module do? -0.03
How to pass parameters to a verilog module when performing synthesis? +0.47
floating point in verilog 0.00
Shifting LED - Solved, with solution +0.45
For logic implementation in System Verilog 0.00
verilog compiler error: near “;”: syntax error +0.47
always module in Verilog RTL file not working, but working once inc... -2.11
read and write in verilog when having negative numbers and array +0.47