StackRating

An Elo-based rating system for Stack Overflow

Home | About | Stats and Analysis | Get a Badge

Rating Stats for

Morgan

Rating
1511.40 (62,220th)

Reputation
15,904 (8,804th)

Page: 1 2 3 4 5 6 ... 10

Title	Δ
Register variable in port declaration in verilog	0.00
Verilog syntax explanation	0.00
verilog code for a state machine	0.00
Why is it giving error in module part1?	0.00
Interconnecting modules in combinational circuit, Verilog or System...	0.00
how to change the value of parameter in verilog	+0.31
Can I use for loop in verilog `define statement?	0.00
Calculation of time between an event in verilog	0.00
Concatenate arrays of bytes into one array	+0.51
calculation of simulation time in verilog	0.00
Designing a asynchronous binary divider in Verilog	0.00
prime number checking without for loop in verilog	0.00
Quartus and modelsim - compile size casting	+0.18
Verilog module for a smoke detector and a buzzer	0.00
I get "cannot index into a non array" error although I ha...	0.00
Getting parse error in reg declaration	+0.48
Verilog input and binary output	+0.47
Verilog code to count Number Repetition	0.00
Error after running implementation	-0.23
How do I implement a parameterized barrel shifter (rotator)?	0.00
Can't use localparam variable as a value	0.00
Verilog floating point to binary conversion	0.00
Verilog FIR filter	0.00
Instantiate a module number of times based on a parameter value in...	0.00
Can we give range at named port declaration and not at time of iden...	-0.52
ambiguous clock in event control	+0.48
Exponential in verilog	0.00
how to average the mem values in verilog	-0.02
Reading a file into Verilog	0.00
systemverilog arithmetic operation returns negative value	0.00
SV Compilation error: Unexpected token integer	0.00
How to do complement for one bit in verilog	+0.52
Iverilog help combinational shift multiplier	0.00
how to declare output array in verilog?	0.00
Getting error: localparam shift1 cannot be overwritten,however I de...	+0.05
Keep specific bits from calculation	+0.48
timescale definition in modelsim	+0.18
Clock in eda-playground.com in verilog	0.00
How to pass values between modules in verilog?	+0.48
Error (10170): Verilog HDL syntax error at jmd_alub_v.v(31) near te...	+0.08
how to generate delay on xilinx spartan 6 board?	0.00
Verilog Error - Elaboration time constant	0.00
Is it possible to append the value of macro argument instead of app...	0.00
Getting strange error in verilog (vcs) when trying to use if/else b...	0.00
using a count integer in verilog generate block	0.00
Blocking/Nonblocking with Delay	0.00
The difference between @(a==1) and @(posedge a)	+2.14
verilog- assign statement reg to output variable not being assigned	0.00
how to define N bus with width 32bit	0.00
How to initialize parameter array in verilog?	0.00