StackRating

An Elo-based rating system for Stack Overflow
Home   |   About   |   Stats and Analysis   |   Get a Badge
Rating Stats for

Morgan

Rating
1511.40 (62,220th) 		Reputation
15,904 (8,804th)
Page: 1 2 3 4 5 6 7 ... 10
Title Δ
Simulation in verilog using $monitor 0.00
Verilog Array Walkthrough 0.00
Query : Error in clock divider used in VGA Controller (Verilog) Bas... 0.00
Counter with repeated states +0.48
Concatenation operator in System verilog in a loop +0.56
System Verilog Model inside VHDL TestBench, Real port issue -0.02
Verilog Syntax Error? -0.52
Correct way of modelling a Flip Flop 0.00
Arithmetic Shift Operation In verilog +0.02
test bench for writing verilog output to a text file 0.00
SystemVerilog error 10748 -0.45
1 bit stream in verilog 0.00
Delay between two instantiations of same module 0.00
Verilog range must be bounded by constant expression 0.00
Verilog assigning wire by iterating over array 0.00
verilog multi-dimensional reg error -0.00
verilog parameter value at compile time 0.00
What is the fastest way to perform hardware division of an integer... -1.21
Why delays cannot be synthesized in verilog? +0.04
Use of clk to give delay 0.00
Slice implicit bus in verilog 0.00
linking output from module 2 to if else statement of module 1 VERILOG 0.00
Access top level resources outside of hierarchy -0.50
Signed multiplication overflow detection in Verilog 0.00
Compile Time Constant in if condition in verilog -0.00
Confused with how two or more always block work in verilog module? +0.48
If condition with externally selected value 0.00
Verilog fgets from stdin but non-blocking 0.00
Input matrix in verilog +0.16
Verilog signed vs unsigned samples and first 0.00
Frequency divisor in verilog 0.00
reading and writing from registers with swapped memory aadress 0.00
System Verilog Clocking block -0.49
frequency divider in Verilog with JK Flip-Flop 0.00
verilog-what this statement is doing "+:" 0.00
I get no output from the 4 bits full adder Verilog 0.00
add and shift in verilog -1.95
wrong output value in 8 bit alu 0.00
Gate level Verilog syntax -0.50
FFT implemetation in Verilog: Assigning Wire input to Register type... 0.00
Booth's algorithm Verilog synthesizable 0.00
Simple pipelined processor designing issues 0.00
Connecting a 4 bit shift register output to a 4 bit input in anothe... 0.00
What could cause an extra bit to be added to a result in a non-bloc... 0.00
how to generate a set of continuous one in verilog +0.48
Continuous assignment verilog +0.47
Difference among always_ff, always_comb, always_latch and always 0.00
NgdBuild:605 - logical root block 'test_bench' with type 'test_benc... 0.00
Overriding image width with updateExportSettings 0.00
Verilog Muliple if else not working as expected 0.00