StackRating

An Elo-based rating system for Stack Overflow

Home | About | Stats and Analysis | Get a Badge

Rating Stats for

Morgan

Rating
1511.40 (62,220th)

Reputation
15,904 (8,804th)

Page: 1 ... 4 5 6 7 8 9 10

Title	Δ
How does undefined input affect the selection?	0.00
Adding a --version option to a Ruby Thor CLI	0.00
removing verilog inferred latches (incrementing a register)	0.00
The states in this FSM machine are changing too quickly due to an i...	0.00
verilog representation of a flops	-0.01
JK flipflop code in verilog using structural	0.00
Verilog Blocking Assignment	+1.29
Vim can not recognize comment "//end" when autoindent ful...	-0.03
Verilog: Select one of two instances as the Output	-0.53
What is inferred latch and how it is created when it is missing els...	-0.69
Why does the output in verilog task become x (unknown value) on fir...	0.00
sequential vs combinatorial logic (Verilog and VHDL)	+0.50
Reset If-Else statement produces improper results	+1.08
Why isn't parameter being passed properly in Verilog?	0.00
improper results in behavioral model in verilog	0.00
Verilog: value(s) does not match array range, simulation mismatch	0.00
What does #1 mean in verilog?	+0.45
Understanding a code snippet in verilog	-0.02
System Verilog: enum inside interface	+0.52
<<module name>> not a task or void function in verilog	+2.49
How to implement an n-bit adder whose input vectors are represented...	-0.01
Verilog Construction of Two's Complement Comparator	0.00
Binary to Gray Conversion	+0.47
localparam after wire declaration	-0.01
Verilog: Input Signal as Parameter	-0.52
Verilog two dimensional array syntax	+0.50
Instantiating multiple modules in Verilog	0.00
Verilog/VHDL - How to avoid resetting data registers within a singl...	+0.24
Verilog case statement	+0.34
Why is this verilog relational statement returning true?	0.00
initial block delaying in verilog	0.00
Using parameters to create constant in verilog	+2.22
simulation of verilog in modelsim	-0.01
write FSM for for loop in verilog	0.00
In synthesizable verilog, can we use assign statement in generate b...	-0.01
Syntax error in continuous assignment	0.00
Consistent case of URLs in Octopress	0.00
Verilog 'assign' statement	-1.01
Verilog Conditional Expression	0.00
trying to know more about verilog language, vhdl,and assembly langu...	-2.09
Store std_logic bits in ascending order into a large array	+0.71
How to compare integer values with binary in for loop for Delay Gen...	-0.04
How to get permutation with LFSR in Verilog	+0.59
How do form Variable names by using defines in system verilog	-0.51
Using multiple genvar in Verilog loop	0.00
Wrong output after implementing given equation	0.00
Git add a message when pushing for who will pull	-0.08
Y86 processor reference code	0.00
Verilog: steps to pipelining a simple processor	0.00
Verilog two-way handshaking example	-0.57