StackRating

An Elo-based rating system for Stack Overflow
Home   |   About   |   Stats and Analysis   |   Get a Badge
Rating Stats for

Morgan

Rating
1511.40 (62,220th) 		Reputation
15,904 (8,804th)
Page: 1 ... 6 7 8 9 10
Title Δ
A line of verilog code 0.00
My Ruby version is 1.9.3 p194. What is the meaning of p194? 0.00
How to reset "local" git repository? +0.48
Any benefits from implementing CSA versus just using multiplication... -0.23
How to reuse an instantiated module in verilog with updated inputs 0.00
concatenation of arrays in system verilog +0.01
concatenation of the constants in systemverilog +0.45
verilog RTL 'case' width defined in a parameter? 0.00
System Verilog parameters in generate block -0.00
How to show the vim theme in its original colors using iTerm 0.00
How to represent assign logic array in Verilog generate block? 0.00
' << ' operator in verilog +0.52
executing always block in verilog +0.49
Synchronous Counter 0.00
verilog order of non-blocking statement +0.49
Is there a ifx-elsex statement in Verilog/SV like casex? +1.03
Verilog Timing Analysis for Fixed inputs +0.49
Simple Verilog example for a LED Switch? -0.16
Generate statement inside verilog task -0.49
Parameterized net width in Verilog 0.00
SVA: Use of implication (|=>) vs sequence? 0.00
systemverilog: when to use define macro vs generate -1.17
How to read a text file line by line in verilog? +2.16
Verilog gate level parser +0.08
Create a Verilog Parser with Ruby +2.29
Verilog access specific bits -0.50
What are common suffix and prefix code guidelines? 0.00
Reading/Writing only part of a 8-bit register VERILOG -0.01
How to compare 8 bits of input port 0.00
Verilog Time delay calculation 0.00
Verilog : Large Bus OR synthesis 0.00
RTL simulation vs Delta cycle simulation 0.00
Use of Set in a Flip Flop 0.00
qsub path shell script 0.00
From Java code to Verilog? 0.00
How I do a subtraction 2 numbers in a sequential circuit? 0.00
Difference in Clock Generation 0.00
Parallel To Serial HDL 0.00
gate control clock generation 0.00
Verilog sequence of non blocking assignments +0.35
verilog always @(posedge) failing in uart 0.00
Verilog test bench code 0.00
How to represent a negative number with a fraction in 2's complement? +3.96
Case statement in verilog +4.38
how to nullify register in system verilog -3.34
Is there any way to create a high level language interpreter implme... -1.16
Nonblocking simultaneous assignments to wires and registers in Veri... 0.00
Verilog Multiple Signals Change In Sensitivity List of an Always Bl... -1.86
AES encryption using Verilog -4.12
Block is unconnected and will be trimed Verilog +4.53