StackRating
An Elo-based rating system for Stack Overflow
Answers and rating deltas for
Should you remove all warnings in your Verilog or VHDL design? Why or why not?
| Author | Votes | Δ |
|---|---|---|
| toolic | 8 | +3.58 |
| Brian Carlton | 3 | +1.75 |
| Fanatic23 | 2 | -2.13 |
| Martin Thompson | 2 | -2.31 |
Last visited: Sep 14, 2014, 5:07:29 AM