StackRating
An Elo-based rating system for Stack Overflow
Home
|
About
|
Stats and Analysis
|
Get a Badge
Answers and rating deltas for
Cause of inferred latches (not else or default statement) in Verilog
Author
Votes
Δ
toolic
1
-0.22
Serge
1
+0.64
Light
0
-3.37
Last visited: Nov 27, 2022, 9:27:33 PM