StackRating

An Elo-based rating system for Stack Overflow

Home | About | Stats and Analysis | Get a Badge

Rating Stats for

user_1818839

Rating
1581.09 (2,927th)

Reputation
15,299 (9,181st)

Page: 1 2 3 4 ... 10

Title	Δ
Any elegant way of defining an alphanumerical subtype?	-1.09
Quartus Stack Overflow on quartus_map.exe while compiling	+0.38
In Ada, it seems to be the general practice to declare specific sub...	+0.38
Is it possible to declare Ada range with unlimited upper bound?	-0.03
Ada- raised Constraint_error : bad input for 'Value:	0.00
VHDL- library doesnt work	0.00
Vhdl Snake - how to automate tail implementation	0.00
VHDL st_logic_vector	-0.62
Access type inside protected objects in Ada	0.00
How to use an osciloscope with a FPGA using Vhdl	+0.38
Vivado synthesize error	-0.13
VHDL Error : Choice in CASE statement alternative must be locally s...	+1.62
Differences between pipeline and rising_edge in vhdl?	+0.37
Array implementation on FPGA using VHDL	-0.38
Why does this FSM not reach 100% code coverage?	+0.38
Why has this concurrent statement less than 100% code coverage?	+0.38
Converting to Morse Code in Ada	0.00
Signal in Top Module of a design being driven by two drivers (from...	0.00
What code is generated for Ada Array of Records loop?	-0.38
Why does `to_unsigned(0, 4) >= -1` evaluate to `FALSE` at runtime?	0.00
Is it possible to access the index in a for loop in vhdl ? error: i...	0.00
use package in ghdl	0.00
In Ada, how do you change a constraint_error to a self-defined exce...	0.00
how to display a color image stored in a ROM in vhdl?	0.00
Ada Case Statement behave like in C?	-1.72
Ada. Building "main" file takes forever when tasking	0.00
how to assign a slice of signal to single std logic without looping?	-0.53
How to find square root number in VHDL?	-0.21
SPI CLK timing mismatch between simulation and hardware testing	0.00
Wrapper DLL for Python: "fatal error LNK1127: library is corru...	-0.12
How to use an entity inside an architecture in VHDL	0.00
VHDL code works in a simulation but not on FPGA	0.00
Comparing STD_LOGIC_VECTOR with Bit string - downto	0.00
Package procedure calls for testbench stimulus	-2.39
ghdl missing util.misc_conv_pkg ubuntu 14.04	0.00
ADA, Serial port, String to Stream_element_array	0.00
Building an AVR-ada application	0.00
VHDL extract constant from entity	-1.42
Ada Matchup Array	-0.74
Why do strings need to be initialized with an initial value?	+0.37
"range constraint violation" error when trying to simulat...	-0.63
Does the keyword "volatile" exist in VHDL or such a conce...	0.00
ISIM signal assignment delay	-0.55
Intialize dynamic VHDL array	+1.61
understanding of vhdl code and flow of 4 bit ALU?	0.00
How can you not do the `using namespace std;` eqivalent in VHDL?	0.00
GHDL + Code coverage using gcov (Ubuntu 16.04 LTS)	0.00
std_logic_vector to integer conversion vhdl	-0.55
How do I print out System.Min_Int in Ada?	+0.38
Modelsim fatal error when assigning constant value to signal in pro...	0.00