StackRating

An Elo-based rating system for Stack Overflow

Home | About | Stats and Analysis | Get a Badge

Rating Stats for

user_1818839

Rating
1581.09 (2,927th)

Reputation
15,299 (9,181st)

Page: 1 2 3 4 5 6 ... 10

Title	Δ
Problems with port map in vhdl	0.00
VHDL incrementer "add one"	-2.41
Modelsim time for falling/rising edge	-0.13
print 2d array vhdl	0.00
Why isn't my GNAT's standout file descriptor working?	+2.17
Substatemachine	+1.36
Transpose matrix ada	+0.79
C:/altera/15.0/work/ethernet_frame generator.vhd(153): (vcom-1339)...	0.00
GNAT Ada runtime Exception = message EXCEPTION_STACK_OVERFLOW	+0.36
Two dimentional array value to another signal in vhdl	0.00
Converting a std_logic_vector to integer within Process to test val...	+0.42
VHDL create a vector of alternating zeros and ones	-0.46
Instantiating a LUT and Initialising with a .coe for ModelSim/Quest...	+1.37
Ada 95 Tasking: How can I send a rendezvous from one instantiated t...	+1.22
VHDL behavioural vs structural performance	0.00
Algorithms for generic containers in Ada	-1.16
VHDL: Default values in a Finite State Machine	+1.39
Error for if statement condition in adder/subtractor	-0.34
What is the practical difference between implementing FOR-LOOP and...	+1.65
VHDL - How to Define Port Map of a component with a package in its...	0.00
Timing between 7-segment display and enable	0.00
Xilinx / ISim seem claims value to be X but it has been declared	-0.01
Ada Thread Switching Using GtkAda	0.00
VHDL state machine with several delays - best approach?	+0.34
Procedure call in loop with non-static signal name	0.00
Passing the (initial) value of a shared variable to a generic durin...	+0.02
What does it mean whe you have: case state is when vale1 => stat...	0.00
Logic synthesis from an arbitary piece of code	0.00
using a VHDL generate statement in a function	-0.39
How to "sample" a value in VHDL?	+0.39
Can I access a constant inside a instanciated entity from outside?	-0.16
Can I access a constant inside a instanciated entity from outside?	-0.16
How to assign pins to natural type of ports in Xilinx	0.00
Example code detailing difference in typing between Ada and Java	0.00
Arithematic operation of Fixed point with Std_logic_vector in VHDL	+0.34
VHDL Testbench over simulate	0.00
How can I write sequential component with case	-2.10
Assignment to "in" mode parameter not allowed	-0.95
Whats the best way to reset an array of integers in vhdl?	+1.91
How can I index into a vhdl std_logic_vector?	+1.23
Mapping all unused port slices together	0.00
how to call a state machine from another state machine and get the...	0.00
Why are ports redefined when using components?	+0.53
Any Software to convert float to any-precision FPU? [or Matlab solu...	-0.07
VHDL File system operations synthesis	0.00
How to Write A Mux With Several Inputs Without Creating a New Input...	-0.61
Missing operand error in Ada	0.00
How to add different type values to an array in Ada?	+2.08
Ada - Is there a way to traverse through each character of an unbou...	-1.32
Minimum clock period for Xilinx designs keeps varying as the input...	+0.46