StackRating

An Elo-based rating system for Stack Overflow

Home | About | Stats and Analysis | Get a Badge

Rating Stats for

user_1818839

Rating
1581.09 (2,927th)

Reputation
15,299 (9,181st)

Page: 1 2 3 4 5 ... 10

Title	Δ
Debugging an Ada application compiled with MinGW32 in GDB	-0.30
How to instantiate a record that has a only a single field in VHDL?	+1.42
vivado displays wrong real numbers - testbench - vhdl	0.00
Error: cannot generate code for file random.ads (package spec)	+0.37
Read 2D array in VHDL as a text file	0.00
Time division (Period) Selection in vhdl	-0.64
How to run simulation for a set amount of clock cycles	0.00
Index constraint violation in vhdl	+1.65
How to determine if all for loops have ended, VHDL, Quartus-II	-2.38
Applications of explicitly raising exceptions	+1.47
How do I solve this delta cycle clock delay issue	0.00
pwm generation using fpga	0.00
Trouble with generic linked list	0.00
how do sequential assignments to a signal inside a process behave	0.00
VHDL: Signal defined in the architecture not taking the assigned va...	0.00
LOC constraints of Spartan Mimas V2 Development Board for FFT v7.1	0.00
ISim Post-Route Simulation ERROR	+0.41
VHDL standard layout & syntax for "header" file	0.00
Unite two arrays	0.00
Assigning Multidimensional Array in VHDL	0.00
Dynamically linking ada runtime	-1.36
VHDL type conversion - found 4 possible definitions	0.00
Unsigned multiplication creates a x2 sized array	0.00
Never use pre-defined real types?	-1.04
Executable Ada code on the stack	+0.77
VHDL - updating an integer value for error check	-0.40
In VHDL what is means of "if (('0' & next_a)=15) t...	0.00
VHDL 'range => '0' command	+1.02
Multiple objects in a loop C++ without "new" keyword	+0.48
Does Ada real-time need an underlying operating system?	0.00
Storing string references	0.00
VHDL - synthesis results is not the same as behavioral	+0.87
VHDL concatenate array of vectors to vector	0.00
Is it legal to have an independent if-clause for the D flip-flop re...	0.00
signal statement must use <= to assign value to signal	0.00
Replacing case statement in Verilog	-0.11
How to interact between Nios and FPGA?	0.00
Change array type: 8bit type to 6bit type	0.00
Synthesised Synthesis/Implementation	0.00
VHDL on mac, basics	-0.38
[VHDL]Using signal to drive output ports,why are the output ports n...	+0.36
Declaring multiple cases with the same function?	-0.13
Trying to understand a Booth's multiplication radix-4 implement...	0.00
Why does incrementing a std_logic_vector give unknown value?	-0.11
Dynamic stack with Reallocate/movestack operations in ADA	-2.04
What's the right way to cast a sfixed to std_logic_vector in vh...	+0.39
vhdl fsm counter conditions	0.00
Ada "Subtype mark required"	0.00
save substring as a bounded string in ada	0.00
Why am getting inferred latches?	+0.37