StackRating

An Elo-based rating system for Stack Overflow

Home | About | Stats and Analysis | Get a Badge

Rating Stats for

user_1818839

Rating
1581.09 (2,927th)

Reputation
15,299 (9,181st)

Page: 1 ... 7 8 9 10

Title	Δ
VHDL: Determine bit size from integer range attribute	+3.32
vhdl multipliers	0.00
Detecting the rising edge of an std_logic signal in VHDL	0.00
VHDL - AND operation between vector and bit	-0.60
Simple Ada program with wrong output	+3.48
clk'event vs rising_edge()	-3.63
GAUT HLS tool error : "No alternatives to process, unable to s...	0.00
Pointer dereference in VHDL	-4.48
VHDL code not interfacing with testbench correctly	+3.37
Ada sin(x) Computing with Taylor-series	+3.22
How can i write code for divisibility in VHDL?	-0.59
Struggling with using gdb to debug C++ code w/ Ada library	-3.29
ada split() method	-3.99
Empty integer array variables are outputting as zeroes, some as emp...	+3.35
Type error infix expression VHDL	0.00
std_logic vector (15 downto 0) value doesn't get assigned	+3.55
xilinx VHDL error 827 : Signal <name> cannot be synthesized	+3.55
VHDL alternative submodule architecture for simulation	-0.37
How can I speed up my math operations in VHDL?	+3.62
Maximum speed in pipeline modelling in vhdl	-0.30
Convert element from std_logic_vector to integer vhdl	0.00
Why does the execution time change when I use a different programmi...	+3.33
VHDL if condition not working properly	-0.01
Can't perform logic operations on unsigned in VHDL?	+3.80
1Hz clock for a D FlipFlop VHDL	+1.70
how to represent sequential algorithm in VHDL	-2.08
VHDL wait on multiple signal	-4.26
VHDL: variable and process	+3.80
ModelSim - Unable To Simulate Button Presses	0.00
VHDL - Writing To Registers	0.00
VHDL - Assigning Default Values	-0.17
Why does an Ada compiler let range violations pass? Why is my type...	0.00
VHDL If Statement Syntax Error	+3.47
Command line arguments for Ada	-0.41
Why are there no (augmented assignment) operators like +=, -= or ++...	0.00
What type has a variable containing a range to be?	-1.65
VHDL std_logic_vector conversion to signed and unsigned with numeri...	+3.56
How to represent Real Numbers in Binary in VHDL	0.00
VHDL multidimensionsal Array	-2.21
Mod-M counter Unsigned values have no signal	0.00
Problems opening files from a VHDL process into an entity instantia...	+0.14
State management in VHDL FSMs	+3.72
Parallel stadium of Pipeline and Multiplexer 2:1	0.00
Struggling with waiting for transfer completion with VHDL	-2.40
short way to write VHDL priority encoder	0.00
Port Mapping between PC and ROM as instruction memory	0.00
VHDL XST not synthesizing correctly	+3.66
MIF File content automatically changes after initializing ROM with...	0.00
How to effectively utilize a VHDL module?	0.00
OCR: segmentation of small text	+3.42