StackRating

An Elo-based rating system for Stack Overflow

Home | About | Stats and Analysis | Get a Badge

Rating Stats for

user_1818839

Rating
1581.09 (2,927th)

Reputation
15,299 (9,181st)

Page: 1 ... 5 6 7 8 9 10

Title	Δ
Combinational Logic Timing	-0.08
ONE clock period pulse based on trigger signal	+0.43
VHDL - init std_logic_vector array from HEX file	+0.44
VHDL, Can a clocked process introduce latches?	+1.04
Why won't my VHDL state machine perform subtraction?	-0.02
Conversion from numeric_std unsigned to std_logic_vector in vhdl	-0.05
How to split a signal into parts. VHDL	+0.19
Global Placement Phase 8.8 Running Indefinitely, Xilinx	+1.03
Does Ada really reduce bugs?	-2.63
How to use a constant calculated from generic parameter in a port d...	-0.15
Is a FSM in a state possible?	+1.48
For loop, arrays, step motor VHDL	+1.03
Spark Proof annotation	+0.40
ISSUE: Error (10818): Can't infer register for "y[0]" at...	0.00
CPU Time of Tasks in Ada	-1.93
Xilinx fuse compilation of vhdl code fails on debian because of gli...	0.00
VHDL signal assignment leads to uninitialized state	-0.04
VHDL SHIFT OPERATIONS	+0.40
VHDL : Multiple rising_edge detections inside a process block	0.00
I'm having problems implementing Verilog Test Fixture to simulate m...	-2.06
Quartus initializing RAM	+0.37
FSM with Structural Description	0.00
inout signal doesn't change in simulation	0.00
Ada - Ignore field of record for comparison	-1.56
VHDL Full adder test bench output U	0.00
nbit Bitslice ALU with For/IF Generate in VHDL	+0.02
VHDL signal dimension issue when reducing a generic value down to 0	+1.66
Add a constant to an std_logic_vector	-0.07
Ada : Variant size in record type	+0.42
VHDL state machine differences (for synthesization)	+0.72
Ubuntu. Ada Install AWS	0.00
VHDL file reading program shows an error	0.00
VHDL process if-then-else-if statement	+0.46
How to read from a specific line from a text file in VHDL	+0.40
Encapsulation of a VHDL module in Ise XiliniX	-0.52
VHDL, using functions in for generate statement	+0.42
VHDL Timer Synchronous/Asynchronous load speed issue	-0.09
VHDL: enumeration type minimal dimension	-0.48
Why am I getting "Entity port d does not match with type unsig...	+0.41
VHDL Bus Functional Modelling - Can't put groups of procedures into...	+0.41
Confusion between Behavioural and Dataflow model Programs in VHDL	+0.40
VHDL prog to implement 8to1 mux using 4to1 (structural modelling)	+0.41
How to take samples using fpga?	+0.42
Parallela FPGA- 64 cores performance compared with GPUs and expensi...	+0.41
Flip flop implementation with process. [VHDL]	+0.75
Implementing ROM in xilinx ( vhdl )	0.00
Rectangle/Box Collision in VHDL	+0.41
Why can't I synthesize this VHDL program?	+0.41
Cannot find function for these actuals	-0.08
Bug in UCF file creation?	-0.09