StackRating

An Elo-based rating system for Stack Overflow

Home | About | Stats and Analysis | Get a Badge

Rating Stats for

dave_59

Rating
1560.31 (5,540th)

Reputation
21,379 (6,248th)

Page: 1 ... 18 19 20 21 22 ... 27

Title	Δ
Initial value of localparam enum using .first enumerated method	0.00
Verilog, generate/loop with parameterized array declaration	0.00
OVM declarations inside connect phase	0.00
Bind assertion to a module instance using generate	-0.08
Verilog `PATHPULSE$` Syntax	0.00
Random WIDTH mask in SystemVerilog	0.00
Prefered syntax for verilog module declaration	+1.82
How does clock gating in RTL design work?	+0.08
If verilog and VHDL are "HDL (Hardware Description Language)&q...	-0.07
UVM macros- SVTEST/SVTEST_END	0.00
How to set verbosity of a uvm_sequence from command line?	0.00
SystemVerilog: is it possible to make `define based on value of a p...	0.00
error in verilog : warning using System verilog 'N bit vector?	+1.80
How does SV solver treat multiple relationship operators in the sam...	0.00
Avoiding race conditions without using program blocks in systemveri...	+0.43
System Verilog: Casting from logic to int	0.00
inside operator to include every element of systemverilog enum	0.00
UVM- can single driver and a single monitor be connectes to multi i...	0.00
Synchronize to posedge of clock	0.00
How to set the value of a macro using environment variable or comma...	0.00
How to randomize an array of bit arrays in verilog?	+0.40
In systemverilog # delay fails when signal faster than delay	-1.94
Should I use SystemVerilog 2-state data type in design (not verific...	0.00
Formatting Dynamic Array of Bits as String in SystemVerilog	-1.97
What is the difference between using an initial block vs initializi...	+0.76
Why do I need to run this function twice to get the expected output?	+0.40
system verilog parameterized interfaces, how	+0.18
Verilog concatenation of decimal and string literal	+0.41
Bit datatype in SystemVerilog	+0.43
Systemverilog unique array values during randomizatoin	+1.25
Simple Questions to Verilog I can't seem to find answers to:	+0.41
Systemverilog polymorphism feature of OOPS demonstrated with constr...	0.00
Casting unidimensional "multidimensional" array to unidim...	0.00
cyclic randomization for a group of variables in SystemVerilog	0.00
Procedure to assign large values in verilog parameter	0.00
What are the various constructs that one could use to break out of...	0.00
How to access generate block elements hierarchically	0.00
Verilog, using enum with don't cares	-0.04
Why should an HDL simulation (from source code) have access to the...	-0.41
Getting a "... not an elaboration-time constant" ... but...	0.00
Find largest bit width of synthesizeable data types in systemverilog	0.00
call questa sim commands from SystemVerilog test bench	0.00
Dynamic casting in hierarchy	0.00
Verilog operation unexpected result	0.00
Issues with using recursion in the task	+0.43
Importance of "_" in naming variables in SV	0.00
How does SystemVerilog `force` work?	0.00
Constructing variable based on 2 random variables in seq_item	0.00
In SystemVerilog, Is Virtual Class same as Abstract Class?	+0.36
Interface object to covergroup	0.00