StackRating

An Elo-based rating system for Stack Overflow

Home | About | Stats and Analysis | Get a Badge

Rating Stats for

dave_59

Rating
1560.31 (5,540th)

Reputation
21,379 (6,248th)

Page: 1 ... 20 21 22 23 24 ... 27

Title	Δ
usage of physical and abstract bit of uvm_comparer uvm1.2	0.00
$psprintf functionality from home-grown logger?	0.00
Initialize an array using size defined by parameter in verilog	-0.07
(System)verilog macro containing a comment?	-1.97
Systemverilog: Is there a way to make signal unique in macro instan...	+0.44
Is this mandantory to use 'new' to function in the class of...	0.00
Attaching UVM Analysis Ports Hierarchically	-0.57
How to write a module with variable number of ports in Verilog	+0.27
How to use clocking statement in systemverilog?	0.00
Verilog Syntax Error, I can't find the cause?	+0.43
What is the occation when we have to use the 'net' data typ...	+0.40
For loop generation in always block	0.00
In SystemVerilog test-benches how do I best describe multi-cycle tr...	0.00
How to allocate contiguous memory for dynamic multidimensional arra...	-0.25
RNG state not getting preserved while using get_randstate and set_r...	+0.23
SystemVerilog wait() statement	-0.08
Using <= vs =. Assignment operator in a class task	0.00
Use a variable for hierarchical path in verilog configuration	+0.43
Does not work as before Verilog initial construction in ModelSim Al...	-0.05
If an "else" clause is missing in a level sensitive block	0.00
Prototype for array locator functions	0.00
Make all but a given set of crosses ilegal in systemverilog cross c...	-0.57
How to pass parameterized class to a module instance?	0.00
In systemverilog how to provide commandline overrides for complex f...	+0.43
Can I exclude static inputs(tied to a particular value) from being...	0.00
Why parent class is not able to access child class member	-0.56
Why my Scoreboard doesn't show any result?	-0.07
Casex vs Casez in Verilog	0.00
Forcing a member of a struct	0.00
Verilog $signed(), what is this?	0.00
What is the exact criteria for an inout port, when sometimes inout...	+0.09
In SystemVerilog, is there a way to use assertions in constant func...	0.00
SystemVerilog immediate assertion failure at time 0fs	0.00
writing coverage group within a class in a system verilog file retu...	0.00
Overriding the built-in sample method in systemverilog	0.00
Issues with my Verilog Simulation -x's and z's in signals	-0.07
Embedding perl in verilog	-0.07
Assigning function output to a wire produces X's in System Veri...	0.00
Systemverilog breakout array of interfaces	0.00
Shift a number left in verilog and only retain upper bits	0.00
Translate on and Translate off	-0.42
Execution in verilog sequentially or concurrently	-0.56
Declaring Variable in Verilog with Indexing that doesn't start...	-0.06
Verilog apply force to module output without changing internal state	0.00
System Verilog: The loop variable is not initialized to a constant...	0.00
Use of Non-Blocking Assignment in Testbench : Verilog	-0.57
Initialization priority in verilog	0.00
How to connect SystemC model with SystemVerilog?	0.00
System task or function '$value$plusarg' is not defined -&g...	-0.08
C to SystemVerilog, My output is incorrect	0.00