StackRating

An Elo-based rating system for Stack Overflow

Home | About | Stats and Analysis | Get a Badge

Rating Stats for

dave_59

Rating
1560.31 (5,540th)

Reputation
21,379 (6,248th)

Page: 1 ... 21 22 23 24 25 26 27

Title	Δ
How to compute XOR of a vector in verilog with a given delay	0.00
Subroutines in Verilog (used by ModelSim)	-0.53
Bitwise-or all fields in Verilog struct	-0.29
how can I know my current path in system verilog?	-2.23
In ModelSim with verilog, can you reset the state of the simulation...	0.00
Assign and Truncate Packed Arrays	0.00
Fixed and floating point in Verilog	0.00
systemverilog specify import namespace with parameter	0.00
Creating C++ testbench to drive a Verilog DUT	0.00
what is the difference between -> and => in system verilog as...	+1.22
Is there a 'var' type in Verilog to store results?	0.00
Unbounded (infinite) repetitions in transitions for covergroup bins	0.00
Memory Allocation in SystemVerilog Class	+1.74
How do you join several input wires into one wire in systemverilog...	-0.08
Behavior difference between always_comb and always@(*)	-0.57
Random sampling of SystemVerilog associative array	0.00
Is it possible to access a derived class's method from a base c...	0.00
Assign values according to parameter verilog	0.00
Pass a slice of 1D array of 2D array through module in systemverilog	-2.02
How to create a string from a pre-processor macro with arguments	-0.08
How to use wildcard string in systemverilog case statement	-0.07
Error: (vlog-13069) cad_property.sv(5): near "case": synt...	-0.07
assign statement for RTL readability in an interface causes assignm...	0.00
Slicing array of struct in SystemVerilog	0.00
How is backdoor access for registers, physically implemented in a V...	+0.67
What is the equivalent in SystemC to verilog wire?	0.00
Where should I put code instead of a top level testbench?	0.00
Passing Array of Parameters through Module in System Verilog	+1.21
Conditional increment in generate block	-2.04
Explicit cross coverage definition	0.00
Loading different files with $readmemh to the same memory in a auto...	0.00
SystemVerilog: How to model clock period of 0.5ns given 1ns `timesc...	0.00
Significance of 'this' keyword in start method	0.00
Monitoring a member of an associative array	0.00
How to pass a string variable in VHDL to SystemVerilog instance?	0.00
Modifying UVM sequence item variable	0.00
Summation constraint writing with std ramdomization	0.00
Parameter array in SystemVerilog	-0.07
Coverage permutation	0.00
Creating an array of structs with macro in Systemverilog	0.00
Systemverilog - multiple process trigerring same event	-1.07
SystemVerilog name alias	+1.97
Is there a way to print expanded macro or way to debug macro	-0.07
Define Coverage Bin in System Verilog using Incremental Values	0.00
vsim command in Questasim for test pass/fail information	0.00
Multi dimensional array assignement in verilog	+1.20
Assertions in verilog	0.00
a few issues about 'tri' data type in SystemVerilog	0.00
Can I use ref argument in modport in systemverilog?	0.00
SystemVerilog: Creating an array of classes with different parameters	0.00